EEWORLDEEWORLDEEWORLD

Part Number

Search

MMP200FRE402R

Description
RES SMD 1% 2W MELF
CategoryPassive components   
File Size133KB,3 Pages
ManufacturerYAGEO
Websitehttp://www.yageo.com/
Environmental Compliance
Download Datasheet Parametric View All

MMP200FRE402R Overview

RES SMD 1% 2W MELF

MMP200FRE402R Parametric

Parameter NameAttribute value
resistance402 Ohms
Tolerance±1%
Power (W)2W
componentmetal film
characteristic-
Temperature Coefficient±50ppm/°C
Operating temperature-55°C ~ 155°C
Package/casingMELF,0309
Supplier device packagingMELF
size/dimensions0.126" diameter x 0.335" length (3.20mm x 8.50mm)
Height - Installation (maximum)-
Number of terminals2
failure rate-
Through-hole resisTors
Melf Metal Film Resistors
High Power Type
Ultra Miniature Style [ MMP Series ]
FeATures
Power Rating
Resistance Tolerance
T.C.R.
1W, 2W
±1%, ±2%, ±5%
±50ppm/°C, ±100ppm/°C
DerATiNg CurVe
iNTroDuCTioN
The MMP Series Melf Metal Film High Power
Resistors are manufactured using a vacuum
sputtering system to deposit multiple layers of
mixed metal alloys and passivative materials
onto a carefully treated high grade ceramic
substrate. SMD enabled structure and high
power in small packages. The resistors are
coated with layers of lacquer.
For resistors operated in ambient temperatures above 70°C, power rating must be derated
in accordance with the curve below.
Rated Load (%)
70
100
80
60
40
20
20
40
60
80
100 120 140 160
155 °C
Ambient Temperature (°C)
DiMeNsioNs
sTYle
D
C
L
Unit: mm
DiMeNsioN
l
5.9±0.2
8.5±0.2
D
2.2±0.1
3.2±0.2
C Min.
0.5
0.5
ultra Miniature
MMP100
MMP200
Small talk
How old were you when you first came into contact with electronics?...
北夷蛮荒 Talking
Freescale Coldfire Chinese Programming Reference Manual
This is the programming reference manual for Freescale's famous COLDFIRE series processors. There is not much information about coldfire in Chinese, so I share it here in the hope that it will be usef...
bluehacker NXP MCU
A complete and detailed version of VHDL type conversion, with table comparisons and example explanations would be best ~ Thank you!
The information found on the Internet is not complete, and some of it is incorrect. Recently I found that digital signal processing is not easy in VHDL, especially in type conversion. There is no way ...
xpuecnig FPGA/CPLD
Fortune 500 headhunting companies are urgently recruiting for the following positions!
RF Engineer (Workplace: Longgang, Shenzhen) Requirements: (3 people with bachelor degree or above) 1. Proficient in RF circuit design and analysis, proficient in practical experience in antenna design...
sean.wang Recruitment
Modelsim simulation problem
module ff( clk, rst, in, out ); input clk; input rst; input in; output out;reg out; reg in_pre;always @(posedge clk) begin if (rst) begin in_pre = 1'b0; out= 1'b0; end else begin in_pre = in; out = in...
eeleader FPGA/CPLD
What command is used to read the value of CMPR1?
What command of 2407 is used to read the value of CMPR1 and then assign it to a variable?...
dzghl163 Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2467  350  2032  877  1735  50  8  41  18  35 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号