TC4051,4052,4053BP/BF/BFN/BFT
TOSHIBA CMOS Digital Integrated Circuit
Silicon Monolithic
TC4051BP, TC4051BF, TC4051BFN, TC4051BFT
TC4052BP, TC4052BF, TC4052BFN, TC4052BFT
TC4053BP, TC4053BF, TC4053BFN, TC4053BFT
TC4051B
Single 8-Channel Multiplexer/Demultiplexer
TC4052B
Differential 4-Channel
Multiplexer/Demultiplexer
TC4053B
Triple 2-Channel Multiplexer/Demultiplexer
TC4051B, TC4052B and TC4053B are multiplexers with
capabilities of selection and mixture of analog signal and digital
signal. TC4051B has 8 channels configuration. TC4052B has 4
channel × 2 configuration and TC4053B has 2 channel × 3
configuration. The digital signal to the control terminal turns
“ON” the corresponding switch of each channel, with large
amplitude (V
DD
−
V
EE
) can be switched by the control signal
with small logical amplitude (V
DD
−
V
SS
). For example, in the
case of V
DD
= 5 V V
SS
= 0 V and V
EE
=
−5
V, signals between
−5
V and +5 V can be switched from the logical circuit with single
power supply of 5 volts. As the ON-resistance of each switch is
low, these can be connected to the circuits with low input
impedance.
Note: xxxFN (JEDEC SOP) is not available in
Japan.
TC4051BP, TC4052BP, TC4053BP
TC4051BF, TC4052BF, TC4053BF
TC4051BFN, TC4052BFN, TC4053BFN
TC4051BFT, TC4052BFT, TC4053BFT
Weight
DIP16-P-300-2.54A
SOP16-P-300-1.27A
SOL16-P-150-1.27
TSSOP16-P-0044-0.65A
: 1.00 g (typ.)
: 0.18 g (typ.)
: 0.13 g (typ.)
: 0.06 g (typ.)
1
2007-10-01
TC4051,4052,4053BP/BF/BFN/BFT
TC4053B
V
DD
16
14
A
OUT c
11
Logic Level Converter
OUT c
OUT c
OUT c
OUT c
OUT c
IN
IN
IN
IN
IN
IN
12
13
2
1
5
3
4
8
V
SS
15
7
V
EE
X-COMMON
0X
1X
0Y
1Y
0Z
1Z
Z-COMMON
Y-COMMON
B
10
C
9
INH
6
Truth Table
Control
C
H
L
Impedance between
IN-OUT
0.5 to 5
×
10
Ω
>10 Ω
9
2
(Note)
Note:
See electrical characteristics
OUT c
IN
Absolute Maximum Ratings (Note)
Characteristics
DC supply voltage
DC supply voltage
Control input voltage
Switch I/O voltage
Control input current
Potential difference across I/O during
ON
Power dissipation
Operating temperature range
Storage temperature range
Symbol
V
DD
-V
SS
V
DD
-V
EE
V
CIN
V
I
/V
O
I
CIN
V
I
-V
O
P
D
T
opr
T
stg
Rating
−0.5
to 20
−0.5
to 20
V
SS
−
0.5 to V
DD
+
0.5
V
EE
−
0.5 to V
DD
+
0.5
±10
−0.5
to 0.5
300 (DIP)/180 (SOIC)
−40
to 85
−65
to 150
Unit
V
V
V
V
mA
V
mW
°C
°C
Note:
Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or
even destruction.
Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the
significant change in temperature, etc.) may cause this product to decrease in the reliability significantly
even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute
maximum ratings and the operating ranges.
Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook
(“Handling Precautions”/“Derating Concept and Methods”) and individual reliability data (i.e. reliability test
report and estimated failure rate, etc).
4
2007-10-01
TC4051,4052,4053BP/BF/BFN/BFT
Operating Ranges (Note)
Characteristics
DC supply voltage
Control input voltage
Input/output voltage
Symbol
V
DD
-V
SS
V
DD
-V
EE
V
IN
V
IN
/V
OUT
Test Condition
⎯
⎯
⎯
⎯
Min
3
3
V
SS
V
EE
Typ.
⎯
⎯
⎯
⎯
Max
18
18
V
DD
V
DD
Unit
V
V
V
Note:
The operating ranges must be maintained to ensure the normal operation of the device.
Unused Control inputs must be tied to either V
DD
or V
SS
.
Static Electrical Characteristics
Test Condition
Characteristics
Symbol
V
SS
(V)
V
EE
V
DD
(V)
(V)
5
10
15
5
10
15
On-state
resistance
ΔOn-state
resistance
between any 2
switches
Input/output
leakage current
0
≤
V
IS
≤
V
DD
R
L
=
10 kΩ
0
0
0
0
R
ON
Δ
⎯
0
0
I
OFF
V
IN
=
18 V, V
OUT
=
0 V
V
IN
=
0 V, V
OUT
=
18 V
V
IN
=
V
SS
, V
DD
V
IH
=
18 V
V
IL
=
0 V
⎯
⎯
TC4051B
Output
capacitance
C
OUT
TC4052B
TC4053B
TC4051B
Feedthrough
capacitance
C
IN
-
C
-OUT
TC4052B
TC4053B
0
0
0
0
0
0
5
10
15
5
10
15
18
18
5
Quiescent supply
current
I
DD
(Note)
10
15
Input current
Input capacitance
Switch input
capacitance
I
IN
C
IN
C
IN
18
18
⎯
⎯
10
10
10
10
10
10
−40°C
Min
3.5
7.0
11.0
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
Max
⎯
⎯
⎯
1.5
3.0
4.0
850
210
140
⎯
⎯
⎯
±100
±100
5.0
10
20
0.1
−0.1
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
Min
3.5
7.0
11.0
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
25°C
Typ.
2.75
5.50
8.25
2.25
4.5
6.75
240
110
80
10
6
4
±0.01
±0.01
0.005
0.010
0.015
10
−5
−5
85°C
Max
⎯
⎯
⎯
1.5
3.0
4.0
950
250
160
⎯
⎯
⎯
±100
±100
5.0
10
20
0.1
−0.1
7.5
⎯
⎯
⎯
⎯
⎯
⎯
⎯
Min
3.5
7.0
11.0
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
Max
⎯
⎯
⎯
1.5
3.0
4.0
1200
300
200
⎯
⎯
⎯
±1000
±1000
150
300
600
1.0
−1.0
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
pF
pF
μA
pF
pF
μA
nA
Ω
Ω
V
V
Unit
Control input high
voltage
V
IH
V
IS
=
V
DD
thru 1 kΩ
V
EE
=
V
SS
R
L
=
1 kΩ
to V
SS
I
IS
<
2
μA
on all OFF
channels
Control input low
voltage
V
IL
R
ON
−10
5
10
58
30
17
0.2
0.2
0.2
Note:
All valid input combinations.
5
2007-10-01
Electronics Design Contest
京公网安备 11010802033920号
EEWORLD
