531BB60M0000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531BB60M0000DGR

531BB60M0000DGR: DescriptionSINGLE FREQUENCY XO, OE PIN 1; CategoryPassive components oscillator; File Size450KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531BB60M0000DGR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	531BB60M0000DGR	-	-	View	Buy Now

531BB60M0000DGR Overview

SINGLE FREQUENCY XO, OE PIN 1

531BB60M0000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	DILCC6,.2
Reach Compliance Code	compliant
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Number of terminals	6
Maximum operating frequency	945 MHz
Minimum operating frequency	10 MHz
Nominal operating frequency	60 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
Package body material	PLASTIC/EPOXY
Encapsulate equivalent code	DILCC6,.2
physical size	7.0mm x 5.0mm x 1.85mm
power supply	3.3 V
Certification status	Not Qualified
longest rise time	0.35 ns
Maximum slew rate	98 mA
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R YS TA L

SCILLATOR

(XO) (10 M H

Features

Available with any-rate output



frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz



3rd generation DSPLL

with superior



jitter performance



3x better frequency stability than



SAW-based oscillators



1.4 GH

)

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH



Networking



SD/HD video



Test and measurement



Clock and data recovery



FPGA/ASIC clock generation



Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.5 6/18

Si530/531

Recommended Resources

Car battery charger circuit

High input impedance three op amp differential amplifier circuit diagram

LS7260 three-phase full-wave output circuit

Outdoor and other controller circuits

Yile SC300-1 multifunctional food processor circuit diagram

Computer motherboard circuit diagram 810 1_23

Raw-OS Operating System Features: [align=left][color=#3333ff][b]The most advanced hybrid interrupt architecture in the industry is adopted, which not only realizes the maximum shutdown time of 0us, but also the CPU utilization rate fa...; 凌海滨 Embedded System

RTT & Renesas high-performance CPK-RA6M4 development board evaluation - development environment construction: 1. Introduction to CPK-RA6M4 development board This development board is designed based on Renesas R7FA6M4AF3CFB, and it has the following features:144-pin LQFP package200 MHz Arm Cortex-M33 core with...; 怀揣少年梦 Renesas Electronics MCUs

Looking for a font extraction software: I searched for more than 10 programs online today, but none of them satisfied me. Actually, my requirements are very simple. I want to be able to input text and edit it, arrange it in rows or columns,...; 简糊仙 51mcu

Undefined instruction: I bought a development board from Beijing Microchip Technology, which came with software libraries from St. I added these libraries to the application file and compiled them fine, but when simulating,...; panhaowh2008 stm32/stm8

ADI Notes High-Speed ADC Layout and Routing Techniques: [i=s]This post was last edited by paulhyde on 2014-9-15 03:49[/i] High-speed signal...; longhaozheng Electronics Design Contest

The most comprehensive evolution of Wi-Fi technology is here. Let’s see if it’s complete. You’re welcome to add to it.: Over the past 20 years, IEEE 802.11, commonly referred to as Wi-Fi, has grown from 2 Mbps to Gigabit-plus speeds, a 1,000-fold increase in throughput. The standard has continued to evolve with the int...; alan000345 RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components