EEWORLDEEWORLDEEWORLD

Part Number

Search

511QAA-BBAG

Description
OSC PROG CMOS 2.5V 50PPM EN/DS
CategoryPassive components   
File Size683KB,31 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

511QAA-BBAG Overview

OSC PROG CMOS 2.5V 50PPM EN/DS

511QAA-BBAG Parametric

Parameter NameAttribute value
typeXO (Standard)
Programmable typeProgrammed by Digi-Key (please enter your desired frequency on the website order form)
Available frequency range125MHz ~ 169.999MHz
Functionenable/disable
outputCMOS, dual channel (free)
Voltage - Power2.5V
frequency stability±50ppm
Frequency stability (overall)±100ppm
Operating temperature-40°C ~ 85°C
spread spectrum bandwidth-
Current - Power (maximum)26mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.197" long x 0.126" wide (5.00mm x 3.20mm)
high0.050"(1.28mm)
Current - Power (disabled) (maximum)18mA
S i 5 1 0 / 5 11
C
R YS TA L
O
SCILLATOR
(XO) 100 kH
Z TO
2 5 0 M H
Z
Features
Supports any frequency from
100 kHz to 250 MHz
Low jitter operation
2 to 4 week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO regulator for power
supply noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Runt suppression on OE and
power on
Industry standard 5 x 7, 3.2 x 5,
and 2.5 x 3.2 mm packages
Pb-free, RoHS compliant
–40
to 85
o
C operation
Si5602
2.5x3.2mm
5x7mm and 3.2x5mm
Applications
SONET/SDH/OTN
Gigabit Ethernet
Fibre Channel/SAS/SATA
PCI Express
Ordering Information:
See page 14.
3G-SDI/HD-SDI/SDI
Telecom
Switches/routers
FPGA/ASIC clock generation
Pin Assignments:
See page 12.
Description
The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology
to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO
where a different crystal is required for each output frequency, the Si510/511
uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to
generate any frequency across this range. This IC-based approach allows
the crystal resonator to provide enhanced reliability, improved mechanical
robustness, and excellent stability. In addition, this solution provides superior
supply noise rejection, simplifying low jitter clock generation in noisy
environments. Crystal ESR and DLD are individually production-tested to
guarantee performance and enhance reliability. The Si510/511 is factory-
configurable for a wide variety of user specifications, including frequency,
supply voltage, output format, output enable polarity, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long
lead times and non-recurring engineering charges associated with custom
frequency oscillators.
OE
1
4
V
DD
GND
2
3
CLK
Si510 (CMOS)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Functional Block Diagram
V
DD
OE
Si510(LVDS/LVPECL/HCSL/
Dual CMOS)
OE
OE
1
1
2
2
3
3
6
6
5
5
4
4
V
DD
V
DD
CLK–
CLK–
CLK+
CLK+
Low Noise Regulator
Fixed
Frequency
Oscillator
Any-Frequency
0.1 to 250 MHz
DSPLL
®
Synthesis
CLK+
CLK–
NC
NC
GND
GND
GND
Si511(LVDS/LVPECL/HCSL/
Dual CMOS)
Rev. 1.4 6/18
Copyright © 2018 by Silicon Laboratories
Si510/511
TI Launchpad Music "Ode to Joy"
As shown in the figure, TI Launchpad drives the buzzer (speaker) to play the music "Ode to Joy"; the code is attached.The main operating frequency is 1MHz; the chip used is g2553, of course other chip...
cc1989summer Microcontroller MCU
MCP750 indicator light meaning
???Helpful experts, what do the 4 indicator lights on the Motorola mcp750 mean?...
zzzpf Embedded System
Basic knowledge of FPGA architecture and applications
FPGA stands for Field Programmable Gate Array, which is a semiconductor logic chip that can be programmed into almost any type of system or digital circuit, similar to a PLD. PLDs are limited to a few...
朗锐智科 FPGA/CPLD
[Detailed process live broadcast] Feiling OK6410 development board development environment construction - transplant Qt4.7.0
Abstract: Transplant Qt4.7.0 on Feiling ok6410 development board Content: The host environment is ubuntu10.04, and the cross tool chain is Feiling's own. This transplantation directly cuts into the to...
yanhong_90 Embedded System
Ask a question about compilation, simple
My book says "MOV BX 5" the result will be BX=0005; that is ,BH=00 and BL=05; The BX register is 16 bits, so isn't the high bit (BH) 0000 and the low bit (BL) 0005? Is it okay to write it like that?...
kof2ooo Embedded System
ST sensor fusion - Introduction to posture detection fusion algorithm [ST engineer article]
1. What is attitude fusion algorithm? Simply put, attitude fusion algorithm is to fuse multiple motion sensor data (generally requires 3-axis acceleration, 3-axis gyroscope or 3-axis geomagnetic induc...
nmg ST Sensors & Low Power Wireless Technology Forum

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1519  1281  1621  1398  57  31  26  33  29  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号