EEWORLDEEWORLDEEWORLD

Part Number

Search

SI4122-D-GT

Description
IC SYNTHESIZER RF2/IF 24TSSOP
CategoryAnalog mixed-signal IC    The signal circuit   
File Size947KB,36 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric Compare View All

SI4122-D-GT Online Shopping

Suppliers Part Number Price MOQ In stock  
SI4122-D-GT - - View Buy Now

SI4122-D-GT Overview

IC SYNTHESIZER RF2/IF 24TSSOP

SI4122-D-GT Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Parts packaging codeTSSOP
package instructionTSSOP,
Contacts24
Reach Compliance Codecompliant
Analog Integrated Circuits - Other TypesPHASE LOCKED LOOP
JESD-30 codeR-PDSO-G24
JESD-609 codee4
length7.8 mm
Number of functions1
Number of terminals24
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Maximum seat height1.2 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)2.7 V
Nominal supply voltage (Vsup)3 V
surface mountYES
Temperature levelINDUSTRIAL
Terminal surfaceSilver (Ag)
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationDUAL
Maximum time at peak reflow temperature40
width4.4 mm
Si4133
Si4123/22/13/12
D
U A L
- B
A N D
R F S
Y N T H E S I Z E R
W
I T H
I
N TE G R A T E D
V C O
S
F
OR
W
I R E L E S S
C
O M M U N I C A T I O N S
F
EATURES
Dual-band RF synthesizers
900 MHz to 1.8 GHz

RF2: 750 MHz to 1.5 GHz

RF1:
IF synthesizer

IF:
62.5 to 1000 MHz
Integrated VCOs, loop filters,
varactors, and resonators
Minimal (2) number of external
components required
Low phase noise
Programmable powerdown modes
1 µA standby current
18 mA typical supply current
2.7 to 3.6 V operation
Packages: 24-pin TSSOP,
28-lead QFN

Lead-free
Ordering Information:
See page 31.
and RoHS compliant
Applications
Pin Assignments
Dual-band communications
Digital cellular telephones GSM 850, E-GSM 900, DCS 1800,
PCS 1900
Digital cordless phones
Analog cordless phones
Wireless local loop
Si4133-GT
SCLK
SDATA
GNDR
RFLD
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
SEN
VDDI
IFOUT
GNDI
IFLB
IFLA
GNDD
VDDD
GNDD
XIN
PWDN
AUXOUT
Description
The Si4133 is a monolithic integrated circuit that performs both IF and dual-
band RF synthesis for wireless communications applications. The Si4133
includes three VCOs, loop filters, reference and VCO dividers, and phase
detectors. Divider and powerdown settings are programmable with a three-
wire serial interface.
RFLC
GNDR
RFLB
RFLA
GNDR
GNDR
RFOUT
Functional Block Diagram
VDDR
XIN
SDATA
IFOUT
GNDR
Reference
Amplifier
Powerdown
Control
R
Si4133-GM
SCLK
RF1
PWDN
N
R
Phase
Detector
RF2
RFOUT
GNDR
28 27 26 25 24 23 22
1
2
3
4
5
6
7
8
GNDR
SEN
VDDI
RFLB
GNDI
Phase
Detector
RFLA
21
20
19
GNDI
IFLB
IFLA
GNDD
VDDD
GNDD
XIN
SDATA
SCLK
SEN
Serial
Interface
22-bit
Data
Register
RFLC
RFLD
RFLD
RFLC
GNDR
RFLB
N
R
Phase
Detector
IF
GND
Pad
18
17
16
15
AUXOUT
Test
Mux
IFDIV
IFOUT
RFLA
GNDR
PWDN
GNDR
Patents pending
Rev. 1.61 1/10
Copyright © 2010 by Silicon Laboratories
Si4133
RFOUT
GNDD
VDDR
IFLB
AUXOUT
N
IFLA
9
10 11 12 13 14

SI4122-D-GT Related Products

SI4122-D-GT SI4113-D-GMR SI4122-D-GMR SI4113-D-GT SI4112-D-GTR SI4123-D-GT SI4133-D-GMR SI4122-D-GM
Description IC SYNTHESIZER RF2/IF 24TSSOP IC SYNTHESIZER RF-ONLY 28MLP IC SYNTH RF2/IF SNGL-BAND 28MLP IC SYNTHESIZER RF1/RF2 24TSSOP IC SYNTHESIZER IF ONLY 24TSSOP IC SYNTHESIZER RF1/IF 24TSSOP IC SYNTHESIZER RF DUALBAND 28MLP IC SYNTH RF2/IF SNGL-BAND 28MLP
Is it lead-free? Lead free Lead free Lead free Lead free Lead free Lead free Lead free Lead free
Is it Rohs certified? conform to conform to conform to conform to conform to conform to conform to conform to
Maker Silicon Laboratories Inc Silicon Laboratories Inc Silicon Laboratories Inc Silicon Laboratories Inc Silicon Laboratories Inc Silicon Laboratories Inc Silicon Laboratories Inc Silicon Laboratories Inc
Parts packaging code TSSOP QFN QFN TSSOP TSSOP TSSOP QFN QFN
package instruction TSSOP, HVQCCN, HVQCCN, TSSOP, TSSOP, TSSOP, HVQCCN, HVQCCN,
Contacts 24 28 28 24 24 24 28 28
Reach Compliance Code compliant compliant compliant compliant compliant compliant compliant compliant
Analog Integrated Circuits - Other Types PHASE LOCKED LOOP PHASE LOCKED LOOP PHASE LOCKED LOOP PHASE LOCKED LOOP PHASE LOCKED LOOP PHASE LOCKED LOOP PHASE LOCKED LOOP PHASE LOCKED LOOP
JESD-30 code R-PDSO-G24 S-XQCC-N28 S-XQCC-N28 R-PDSO-G24 R-PDSO-G24 R-PDSO-G24 S-XQCC-N28 S-XQCC-N28
length 7.8 mm 5 mm 5 mm 7.8 mm 7.8 mm 7.8 mm 5 mm 5 mm
Number of functions 1 1 1 1 1 1 1 1
Number of terminals 24 28 28 24 24 24 28 28
Maximum operating temperature 85 °C 85 °C 85 °C 85 °C 85 °C 85 °C 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C
Package body material PLASTIC/EPOXY UNSPECIFIED UNSPECIFIED PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY UNSPECIFIED UNSPECIFIED
encapsulated code TSSOP HVQCCN HVQCCN TSSOP TSSOP TSSOP HVQCCN HVQCCN
Package shape RECTANGULAR SQUARE SQUARE RECTANGULAR RECTANGULAR RECTANGULAR SQUARE SQUARE
Package form SMALL OUTLINE, THIN PROFILE, SHRINK PITCH CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius) 260 260 260 260 260 260 260 260
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 1.2 mm 0.9 mm 0.9 mm 1.2 mm 1.2 mm 1.2 mm 0.9 mm 0.9 mm
Maximum supply voltage (Vsup) 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V
Minimum supply voltage (Vsup) 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V
Nominal supply voltage (Vsup) 3 V 3 V 3 V 3 V 3 V 3 V 3 V 3 V
surface mount YES YES YES YES YES YES YES YES
Temperature level INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL
Terminal form GULL WING NO LEAD NO LEAD GULL WING GULL WING GULL WING NO LEAD NO LEAD
Terminal pitch 0.65 mm 0.5 mm 0.5 mm 0.65 mm 0.65 mm 0.65 mm 0.5 mm 0.5 mm
Terminal location DUAL QUAD QUAD DUAL DUAL DUAL QUAD QUAD
Maximum time at peak reflow temperature 40 40 40 40 40 40 40 40
width 4.4 mm 5 mm 5 mm 4.4 mm 4.4 mm 4.4 mm 5 mm 5 mm
JESD-609 code e4 e3 e3 - e3 e4 e3 -
Terminal surface Silver (Ag) Matte Tin (Sn) Matte Tin (Sn) - Matte Tin (Sn) Silver (Ag) Matte Tin (Sn) -

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2781  670  2745  1436  1542  56  14  29  32  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号