EEWORLDEEWORLDEEWORLD

Part Number

Search

511MAA-AAAG

Description
OSC PROG CMOS 3.3V 50PPM EN/DS
CategoryPassive components   
File Size683KB,31 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

511MAA-AAAG Overview

OSC PROG CMOS 3.3V 50PPM EN/DS

511MAA-AAAG Parametric

Parameter NameAttribute value
typeXO (Standard)
Programmable typeProgrammed by Digi-Key (please enter your desired frequency on the website order form)
Available frequency range100kHz ~ 124.999MHz
Functionenable/disable
outputCMOS, dual channel (synchronous)
Voltage - Power3.3V
frequency stability±50ppm
Frequency stability (overall)±100ppm
Operating temperature-40°C ~ 85°C
spread spectrum bandwidth-
Current - Power (maximum)26mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
high0.071"(1.80mm)
Current - Power (disabled) (maximum)18mA
S i 5 1 0 / 5 11
C
R YS TA L
O
SCILLATOR
(XO) 100 kH
Z TO
2 5 0 M H
Z
Features
Supports any frequency from
100 kHz to 250 MHz
Low jitter operation
2 to 4 week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO regulator for power
supply noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Runt suppression on OE and
power on
Industry standard 5 x 7, 3.2 x 5,
and 2.5 x 3.2 mm packages
Pb-free, RoHS compliant
–40
to 85
o
C operation
Si5602
2.5x3.2mm
5x7mm and 3.2x5mm
Applications
SONET/SDH/OTN
Gigabit Ethernet
Fibre Channel/SAS/SATA
PCI Express
Ordering Information:
See page 14.
3G-SDI/HD-SDI/SDI
Telecom
Switches/routers
FPGA/ASIC clock generation
Pin Assignments:
See page 12.
Description
The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology
to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO
where a different crystal is required for each output frequency, the Si510/511
uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to
generate any frequency across this range. This IC-based approach allows
the crystal resonator to provide enhanced reliability, improved mechanical
robustness, and excellent stability. In addition, this solution provides superior
supply noise rejection, simplifying low jitter clock generation in noisy
environments. Crystal ESR and DLD are individually production-tested to
guarantee performance and enhance reliability. The Si510/511 is factory-
configurable for a wide variety of user specifications, including frequency,
supply voltage, output format, output enable polarity, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long
lead times and non-recurring engineering charges associated with custom
frequency oscillators.
OE
1
4
V
DD
GND
2
3
CLK
Si510 (CMOS)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Functional Block Diagram
V
DD
OE
Si510(LVDS/LVPECL/HCSL/
Dual CMOS)
OE
OE
1
1
2
2
3
3
6
6
5
5
4
4
V
DD
V
DD
CLK–
CLK–
CLK+
CLK+
Low Noise Regulator
Fixed
Frequency
Oscillator
Any-Frequency
0.1 to 250 MHz
DSPLL
®
Synthesis
CLK+
CLK–
NC
NC
GND
GND
GND
Si511(LVDS/LVPECL/HCSL/
Dual CMOS)
Rev. 1.4 6/18
Copyright © 2018 by Silicon Laboratories
Si510/511
I want to make a three-axis inclinometer, but I don't know how to start. Please help me
As shown in the picture, I only want to measure 2 angles. There seems to be no ready-made solution on the market for reference. Please help!...
lancet Creative Market
About GDDFU Mode Application
May I ask which series of GD chips have built-in DFU mode, and which need to write additional boot to implement DFU mode? The same applies to STM32? Thank you all!...
ena GD32 MCU
【LPC54100】Dual-core collaborative work NO.1 lighting
Earlier, I briefly learned about the basic configuration of the dual-core and the communication between the dual-cores, and prepared to start some content of dual-core collaborative work. I briefly im...
ljj3166 NXP MCU
Strive to realize your dreams
You don't need to be angry or envious. You just need to create your own future through your own efforts. Our entrepreneurial team has world-leading products and is currently only lacking an FPGA devel...
ywf_2002 FPGA/CPLD
[Sample] + Ultra-low power split-rail coprocessor (MSP430F5229) for consumer product design
[i=s]This post was last edited by fyaocn on 2015-3-30 09:42[/i] 1. The second order includes multiple chips, this one is a 430 chip. Generally speaking, the 430 series focuses on low power consumption...
fyaocn TI Technology Forum
What methods do you usually use for high-speed communication between FPGA and ARM?
What methods do you usually use for high-speed communication between FPGA and ARM? eeworldpostqq...
量子阱 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2415  2196  913  2057  707  49  45  19  42  15 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号