EEWORLDEEWORLDEEWORLD

Part Number

Search

511NBA50M0000BAGR

Description
SINGLE FREQUENCY XO, OE PIN 1
CategoryPassive components   
File Size683KB,31 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

511NBA50M0000BAGR Online Shopping

Suppliers Part Number Price MOQ In stock  
511NBA50M0000BAGR - - View Buy Now

511NBA50M0000BAGR Overview

SINGLE FREQUENCY XO, OE PIN 1

511NBA50M0000BAGR Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency50MHz
Functionenable/disable
outputCMOS
Voltage - Power3.3V
frequency stability±25ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)26mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.197" long x 0.126" wide (5.00mm x 3.20mm)
Height - Installation (maximum)0.050"(1.28mm)
Current - Power (disabled) (maximum)18mA
S i 5 1 0 / 5 11
C
R YS TA L
O
SCILLATOR
(XO) 100 kH
Z TO
2 5 0 M H
Z
Features
Supports any frequency from
100 kHz to 250 MHz
Low jitter operation
2 to 4 week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO regulator for power
supply noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Runt suppression on OE and
power on
Industry standard 5 x 7, 3.2 x 5,
and 2.5 x 3.2 mm packages
Pb-free, RoHS compliant
–40
to 85
o
C operation
Si5602
2.5x3.2mm
5x7mm and 3.2x5mm
Applications
SONET/SDH/OTN
Gigabit Ethernet
Fibre Channel/SAS/SATA
PCI Express
Ordering Information:
See page 14.
3G-SDI/HD-SDI/SDI
Telecom
Switches/routers
FPGA/ASIC clock generation
Pin Assignments:
See page 12.
Description
The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology
to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO
where a different crystal is required for each output frequency, the Si510/511
uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to
generate any frequency across this range. This IC-based approach allows
the crystal resonator to provide enhanced reliability, improved mechanical
robustness, and excellent stability. In addition, this solution provides superior
supply noise rejection, simplifying low jitter clock generation in noisy
environments. Crystal ESR and DLD are individually production-tested to
guarantee performance and enhance reliability. The Si510/511 is factory-
configurable for a wide variety of user specifications, including frequency,
supply voltage, output format, output enable polarity, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long
lead times and non-recurring engineering charges associated with custom
frequency oscillators.
OE
1
4
V
DD
GND
2
3
CLK
Si510 (CMOS)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Functional Block Diagram
V
DD
OE
Si510(LVDS/LVPECL/HCSL/
Dual CMOS)
OE
OE
1
1
2
2
3
3
6
6
5
5
4
4
V
DD
V
DD
CLK–
CLK–
CLK+
CLK+
Low Noise Regulator
Fixed
Frequency
Oscillator
Any-Frequency
0.1 to 250 MHz
DSPLL
®
Synthesis
CLK+
CLK–
NC
NC
GND
GND
GND
Si511(LVDS/LVPECL/HCSL/
Dual CMOS)
Rev. 1.4 6/18
Copyright © 2018 by Silicon Laboratories
Si510/511
How to calculate the period of the triangular wave and square wave generated by the comparator
How to calculate the period of the triangular wave and square wave generated by the comparator...
清风飘过 Electronics Design Contest
Which power supply method does the op amp use, DCDC or LDO?
[color=rgb(102, 102, 102)][font=Tahoma, Verdana, Arial,]The system power input voltage is 12V. The power supply of the op amp is +5V and -5V. Should the +5V step-down chip use DCDC or LDO? [/font][/co...
dianhang Power technology
The problem of code size and machine resources
I am doing development on a RECON 200 machine. Today I encountered a strange thing. The code that ran normally two days ago suddenly crashed today. The fopen in a certain function could not be passed....
bager_2000 Embedded System
Be the first to try TD code numbers starting with 188 and 189
"Recently, if you receive a call starting with 188 or 189, please don't be surprised. They are made from the TD-SCDMA (hereinafter referred to as TD) network that China Telecom and China Netcom are te...
6294316 RF/Wirelessly
Tutorial: How to use Vivado HLS to accelerate algorithm development on FPGA
[align=left][color=rgb(34, 34, 34)][font=微软雅黑][size=4]This series of teaching videos is led by Xilinx senior strategic application engineers to guide you from scratch, step by step, to master Vivado H...
EE大学堂 Training Edition
Choose an OR gate chip
I want to choose a two-input OR gate chip. What is the model? It is best not to have too many pins, because I only need one OR gate! Or it can also realize the function of OR gate...
821081701 Discrete Device

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1579  1750  954  1686  1079  32  36  20  34  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号