EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

LP3892ET-1.8/NOPB

Description
IC REG LINEAR 1.8V 1.5A TO220-5
CategoryPower/power management    The power supply circuit   
File Size1MB,20 Pages
ManufacturerTexas Instruments
Websitehttp://www.ti.com.cn/
Environmental Compliance
Stay tuned Parametric Compare

LP3892ET-1.8/NOPB Overview

IC REG LINEAR 1.8V 1.5A TO220-5

LP3892ET-1.8/NOPB Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerTexas Instruments
package instructionZIP, ZIP5,.15,.17,67TB
Reach Compliance Codecompliant
ECCN codeEAR99
AdjustabilityFIXED
Maximum drop-back voltage 10.5 V
Nominal dropback voltage 10.14 V
Maximum absolute input voltage6 V
Maximum input voltage5.5 V
Minimum input voltage2.3 V
JESD-30 codeR-PZFM-T5
JESD-609 codee3
Humidity sensitivity level1
Number of functions1
Output times1
Number of terminals5
Working temperatureTJ-Max125 °C
Working temperature TJ-Min-40 °C
Maximum output current 11.5 A
Maximum output voltage 11.854 V
Minimum output voltage 11.746 V
Nominal output voltage 11.8 V
Package body materialPLASTIC/EPOXY
encapsulated codeZIP
Encapsulate equivalent codeZIP5,.15,.17,67TB
Package shapeRECTANGULAR
Package formFLANGE MOUNT
method of packingRAIL
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Regulator typeFIXED POSITIVE SINGLE OUTPUT LDO REGULATOR
surface mountNO
technologyCMOS
Terminal surfaceMatte Tin (Sn)
Terminal formTHROUGH-HOLE
Terminal pitch1.7 mm
Terminal locationZIG-ZAG
Maximum time at peak reflow temperature40
Maximum voltage tolerance3%
Base Number Matches1

LP3892ET-1.8/NOPB Related Products

LP3892ET-1.8/NOPB LP3892ES-1.8/NOPB LP3892ET-1.2/NOPB LP3892ET-1.5/NOPB
Description IC REG LINEAR 1.8V 1.5A TO220-5 IC REG LIN 1.8V 1.5A DDPAK/TO263 IC REG LINEAR 1.2V 1.5A TO220-5 IC REG LINEAR 1.5V 1.5A TO220-5
Is it Rohs certified? conform to conform to conform to conform to
Maker Texas Instruments Texas Instruments Texas Instruments Texas Instruments
package instruction ZIP, ZIP5,.15,.17,67TB TO-263, SMSIP5H,.6,67TB ZIP, ZIP5,.15,.17,67TB ZIP, ZIP5,.15,.17,67TB
Reach Compliance Code compliant compliant compliant compliant
ECCN code EAR99 EAR99 EAR99 EAR99
Adjustability FIXED FIXED FIXED FIXED
Maximum drop-back voltage 1 0.5 V 0.5 V 0.5 V 0.5 V
Nominal dropback voltage 1 0.14 V 0.14 V 0.14 V 0.14 V
Maximum absolute input voltage 6 V 6 V 6 V 6 V
Maximum input voltage 5.5 V 5.5 V 5.5 V 5.5 V
Minimum input voltage 2.3 V 2.3 V 1.716 V 2 V
JESD-30 code R-PZFM-T5 R-PSSO-G5 R-PZFM-T5 R-PZFM-T5
JESD-609 code e3 e3 e3 e3
Humidity sensitivity level 1 3 1 1
Number of functions 1 1 1 1
Output times 1 1 1 1
Number of terminals 5 5 5 5
Working temperatureTJ-Max 125 °C 125 °C 125 °C 125 °C
Working temperature TJ-Min -40 °C -40 °C -40 °C -40 °C
Maximum output current 1 1.5 A 1.5 A 1.5 A 1.5 A
Maximum output voltage 1 1.854 V 1.854 V 1.246 V 1.545 V
Minimum output voltage 1 1.746 V 1.746 V 1.186 V 1.455 V
Nominal output voltage 1 1.8 V 1.8 V 1.216 V 1.5 V
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code ZIP TO-263 ZIP ZIP
Encapsulate equivalent code ZIP5,.15,.17,67TB SMSIP5H,.6,67TB ZIP5,.15,.17,67TB ZIP5,.15,.17,67TB
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form FLANGE MOUNT SMALL OUTLINE FLANGE MOUNT FLANGE MOUNT
method of packing RAIL RAIL RAIL RAIL
Peak Reflow Temperature (Celsius) 260 245 260 260
Certification status Not Qualified Not Qualified Not Qualified Not Qualified
Regulator type FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR
surface mount NO YES NO NO
technology CMOS CMOS CMOS CMOS
Terminal surface Matte Tin (Sn) Matte Tin (Sn) Matte Tin (Sn) Matte Tin (Sn)
Terminal form THROUGH-HOLE GULL WING THROUGH-HOLE THROUGH-HOLE
Terminal pitch 1.7 mm 1.7 mm 1.7 mm 1.7 mm
Terminal location ZIG-ZAG SINGLE ZIG-ZAG ZIG-ZAG
Maximum time at peak reflow temperature 40 30 40 40
Maximum voltage tolerance 3% 3% 2.5% 3%
Base Number Matches 1 - 1 1
Questions about AD7705
I use MSP430 to control AD7705, but DRDY is always high. Why?...
tanzhiying Microcontroller MCU
[Note]. A Verilog method for writing bidirectional ports. [Verilog]
Basic ideaFigure 1 Basic block diagram of a bidirectional portAs shown in Figure 1, when io_en is 0, the tri-state gate is opened, and data is input from i_dat to io_dat; when io_en is 1, the tri-stat...
yuphone FPGA/CPLD
7 components of a network dome camera
Keywords: [b] Network dome camera [/b] [url=http://www.yucoo.com/wangluo/banqiu/][color=#810081] Network dome camera [/color] [/url] is generally composed of lens, A/D converter, image sensor, control...
gzycxfj Industrial Control Electronics
Asking for help XILINX FPGA
I am using a Spartan FPGA chip from Xilinx The model number on the chip is: XilinxSPARTANXC2S200EPQG208AGT0829 D3607064A6CThe question I need to ask is: The technical document I downloaded from the of...
haiying2004858 FPGA/CPLD
Master Bond launches single component composite bonding material
[i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:00[/i]...
rain Mobile and portable

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1224  680  645  2035  2030  25  14  13  41  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号