EEWORLDEEWORLDEEWORLD

Part Number

Search

550AG622M080DGR

Description
VCXO; DIFF/SE; SINGLE FREQ; 10-1
CategoryPassive components   
File Size458KB,15 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

550AG622M080DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
550AG622M080DGR - - View Buy Now

550AG622M080DGR Overview

VCXO; DIFF/SE; SINGLE FREQ; 10-1

550AG622M080DGR Parametric

Parameter NameAttribute value
typeVCXO
frequency622.08MHz
Functionenable/disable
outputLVPECL
Voltage - Power3.3V
frequency stability±20ppm
Absolute pulling range (APR)±375ppm
Operating temperature-40°C ~ 85°C
Current - Power (maximum)130mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
Si550
R
EVISION
D
V
O L TAG E
- C
ONTR OLLED
C
RYSTAL
O
S C I L L A T O R
(VCXO)
10 MH
Z TO
1 . 4 G H
Z
Features
Available with any frequency from
10 to 945 MHz and select
frequencies to 1.4 GHz
3rd generation DSPLL
®
with
superior jitter performance (0.5 ps)
3x better temperature stability than
SAW-based oscillators
Excellent PSRR performance
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 10.
Applications
SONET/SDH
xDSL
10 GbE LAN/WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Pin Assignments:
See page 9.
(Top View)
V
C
1
2
3
6
5
4
V
DD
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to
provide a low-jitter clock at high frequencies. The Si550 supports any
frequency from 10 to 945 MHz and select frequencies to 1417 MHz. Unlike
traditional VCXOs, where a different crystal is required for each output
frequency, the Si550 uses one fixed crystal to provide a wide range of output
frequencies. This IC-based approach allows the crystal resonator to provide
exceptional frequency stability and reliability. In addition, DSPLL clock
synthesis provides superior supply noise rejection, simplifying the task of
generating low-jitter clocks in noisy environments typically found in
communication systems. The Si550 IC-based VCXO is factory-configurable
for a wide variety of user specifications, including frequency, supply voltage,
output format, tuning slope, and temperature stability. Specific configurations
are factory programmed at time of shipment, thereby eliminating the long
lead times associated with custom oscillators.
OE
GND
CLK–
CLK+
Functional Block Diagram
V
DD
Fixed
Frequency
XO
Any-Frequency
10 MHz–1.4 GHz
DSPLL
®
Clock Synthesis
CLK+
CLK–
Vc
ADC
OE
GND
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si550
Asking for advice on USB development on ARM
Has anyone done USB development for ST71X? Please help me. It would be best if you have a sample program or something. Thank you very much....
microchenhard ARM Technology
I'm begging for the uclinux2.6.x kernel that has been ported to the s3c44b0x development version!
I am a newbie. I have seen many posts about porting kernels online, but I still don't know where to start. I hope some senior can provide me with a download address of a ported kernel. I will be very ...
KKKK111 Linux and Android
Questions about F5xx_F6xx_Core_Lib
The author of this post is a sophomore student. He is currently working on an electrical engineering project, in which he uses MSP430F5529 to measure voltage using AD. He found a project related to th...
shannon2014 Microcontroller MCU
Why is my Nboot from nand to SDRAM wrong?
Hi everyone! I am currently debugging a 2440 board. I plan to boot from nand flash (Samsung K9F1208U0C). After Nboot, I can see from axd that the values of NAND and mapped SRAM are correct. But when I...
MCU—杨博 Embedded System
Some questions about Zigebee network communication experiment
I'm learning Zigbee recently, and I saw that in the network communication experiment, whether it is Zubo, broadcast or on-demand, there will be a configuration sentence like this: Point_To_Point_DstAd...
陈皮皮 RF/Wirelessly
Debugging of FPGA hardware circuits
When debugging FPGA circuits, you must follow certain principles and techniques to reduce debugging time and prevent misoperation from damaging the circuit. In general, refer to the following steps to...
babyfly_blue Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 394  2141  298  2202  1409  8  44  6  45  29 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号