550ME000192DGR datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 550ME000192DGR

550ME000192DGR: DescriptionVCXO; DIFF/SE; SINGLE FREQ; 10-1; CategoryPassive components oscillator; File Size458KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

550ME000192DGR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	550ME000192DGR	-	-	View	Buy Now

550ME000192DGR Overview

VCXO; DIFF/SE; SINGLE FREQ; 10-1

550ME000192DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT PACKAGE-6
Reach Compliance Code	compliant
Other features	ENABLE/DISABLE FUNCTION; TAPE AND REEL
Maximum control voltage	3.3 V
Minimum control voltage
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	25 ppm
frequency stability	20%
linearity	10%
Manufacturer's serial number	SI550
Installation features	SURFACE MOUNT
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %

Preview

Download Datasheet

View All

Si550

EVISION

O L TAG E

- C

ONTR OLLED

RYSTAL

S C I L L A T O R

(VCXO)

10 MH

Z TO

1 . 4 G H

Features

Available with any frequency from



10 to 945 MHz and select

frequencies to 1.4 GHz



3rd generation DSPLL

with

superior jitter performance (0.5 ps)



3x better temperature stability than



SAW-based oscillators



Excellent PSRR performance



Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 10.

Applications



SONET/SDH

xDSL

10 GbE LAN/WAN



Low-jitter clock generation

Optical modules

Clock and data recovery

Pin Assignments:

See page 9.

(Top View)

Description

The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to

provide a low-jitter clock at high frequencies. The Si550 supports any

frequency from 10 to 945 MHz and select frequencies to 1417 MHz. Unlike

traditional VCXOs, where a different crystal is required for each output

frequency, the Si550 uses one fixed crystal to provide a wide range of output

frequencies. This IC-based approach allows the crystal resonator to provide

exceptional frequency stability and reliability. In addition, DSPLL clock

synthesis provides superior supply noise rejection, simplifying the task of

generating low-jitter clocks in noisy environments typically found in

communication systems. The Si550 IC-based VCXO is factory-configurable

for a wide variety of user specifications, including frequency, supply voltage,

output format, tuning slope, and temperature stability. Specific configurations

are factory programmed at time of shipment, thereby eliminating the long

lead times associated with custom oscillators.

GND

CLK–

CLK+

Functional Block Diagram

Fixed

Frequency

Any-Frequency

10 MHz–1.4 GHz

DSPLL

Clock Synthesis

CLK+

CLK–

ADC

GND

Rev. 1.2 6/18

Si550

Recommended Resources

Inductive three-point oscillator

Temperature range control circuit

Digital multimeter using voltage regulator circuit diagram

Fading light switch circuit

Phototransistor uses capacitively coupled modulated light signal amplification circuit

Ding Ling doorbell circuit

Chinese character modeling software: Specially used to automatically extract the Chinese characters needed for display in C language files and perform dot code data conversion...; 影子救赎 51mcu

Industrial RTU: Remote 4-20mA current acquisition (4G version): Preface ShineBlink is a universalIoT smart hardware development board with zero threshold, zero development environment and low code. Gizwits provides developers with the ability to put low-threshold ...; 毛球大大 RF/Wirelessly

Wireless internet is not available? Urgent...Thanks for your answer...: Why can my laptop access the wireless Internet in the room next to mine, but not in my own room? Urgent...Thanks for your answer......; young_Zyj Embedded System

[Raspberry Pi Pico Review] - AD acquisition example and serial communication: [i=s]This post was last edited by fxyc87 on 2021-2-4 13:37[/i]There are already very detailed examples in the official documentation about AD collection. Moderator dcexpert also posted this thread [RP...; fxyc87 MicroPython Open Source section

Complain about the zturn board...: [i=s]This post was last edited by 574433742 on 2015-10-27 04:54[/i] [align=center][/align] [font=微软雅黑][size=4]First of all, the official configuration is a 4G memory card, but the image is 2G. The 2G ...; 574433742 FPGA/CPLD

I would like to ask a question about the interconnection between ARM bus and DSP bus: I am currently designing a board with ARM and DSP buses. How can I interconnect them? Or is there a good method that is simple and reliable? My current preliminary design is to use CPLD to convert the...; eeleader Industrial Control Electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components