ZML-140-53-TM-S-795-SM datasheet, PDF

ZML-140-53-TM-S-795-SM: DescriptionBoard Stacking Connector, 40 Contact(s), 1 Row(s), Male, Straight, Surface Mount Terminal,; CategoryThe connector; File Size103KB，1 Pages; ManufacturerSAMTEC; Websitehttp://www.samtec.com/; Environmental Compliance

Download Datasheet Parametric View All

ZML-140-53-TM-S-795-SM Overview

Board Stacking Connector, 40 Contact(s), 1 Row(s), Male, Straight, Surface Mount Terminal,

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	SAMTEC
Reach Compliance Code	compliant
Is Samacsys	N
Other features	SHROUDED
Connector type	BOARD STACKING CONNECTOR
Contact to complete cooperation	MATTE TIN
Contact completed and terminated	MATTE TIN
Contact point gender	MALE
Contact material	NOT SPECIFIED
DIN compliance	NO
Filter function	NO
IEC compliance	NO
JESD-609 code	e3
MIL compliance	NO
Manufacturer's serial number	ZML
Plug information	NO
Mixed contacts	NO
Installation method	STRAIGHT
Installation type	BOARD
Number of rows loaded	1
Options	GENERAL PURPOSE
Terminal pitch	1.27 mm
Termination type	SURFACE MOUNT
Total number of contacts	40
Base Number Matches	1

Wince driver interruption problem: I'm learning about interrupt drivers recently, and I don't understand a few things. I'd like to ask you guys: 1. In WinCE interrupts, the logical interrupt number is associated with an event, so how i...; fiona007 Embedded System

Verilog statement output question: input b; reg a; if(i) a = b; assign c = a; if i=0; then what is the value of c, should it be no value, or 0? c is of wire type, so it is not saved, so there is no output value, is this correct?...; tianma123 FPGA/CPLD

How to calculate the gate count of FPGA?: I often hear that FPGAs have tens of thousands of gates, but isn't the size of an FPGA measured in logic units? Is there any relationship between the two? How do you estimate tens of thousands of gate...; 心仪 FPGA/CPLD

Check out Xilinx's latest release of Targeted Design Platform domain-specific kits: Here are the pictures. It's too late, and there's nothing much to write. Just a brief explanation will suffice. If I remember anything else, I'll continue to add.This is the Spartan-6 development boar...; 凯哥 FPGA/CPLD

ADC12, the GND level reading is too large when the speed is fast.: The MCU I use is F5438A, the master clock is 32M. The configuration of ADC12 is master clock, 8-bit resolution, 64 sampling clocks, A0A1A2A3 round sequence; The phenomena that occur are: 1. When I use...; shushu Microcontroller MCU

PCB leakage problem: When the PCB wiring was completed, I found that a wire was missing during the missing wire check, but I couldn't find it no matter how hard I tried, and I didn't see any flying wires! :faint: Does any...; zttian PCB Design

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components