EEWORLDEEWORLDEEWORLD

Part Number

Search

SST39VF080-90-4C-B3KE

Description
Flash, 1MX8, 90ns, PBGA48, 6 X 8 MM, 0.8 MM PITCH, LEAD FREE, MO-210AB-1, TFBGA-48
Categorystorage    storage   
File Size353KB,25 Pages
ManufacturerSST
Websitehttp://www.ssti.com
Environmental Compliance
Download Datasheet Parametric View All

SST39VF080-90-4C-B3KE Overview

Flash, 1MX8, 90ns, PBGA48, 6 X 8 MM, 0.8 MM PITCH, LEAD FREE, MO-210AB-1, TFBGA-48

SST39VF080-90-4C-B3KE Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1984614295
Parts packaging codeBGA
package instructionTFBGA, BGA48,6X8,32
Contacts48
Reach Compliance Codeunknown
ECCN codeEAR99
YTEOL0
Maximum access time90 ns
command user interfaceYES
Universal Flash InterfaceYES
Data pollingYES
JESD-30 codeR-PBGA-B48
JESD-609 codee3
length8 mm
memory density8388608 bit
Memory IC TypeFLASH
memory width8
Number of functions1
Number of departments/size256
Number of terminals48
word count1048576 words
character code1000000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize1MX8
Package body materialPLASTIC/EPOXY
encapsulated codeTFBGA
Encapsulate equivalent codeBGA48,6X8,32
Package shapeRECTANGULAR
Package formGRID ARRAY, THIN PROFILE, FINE PITCH
Parallel/SerialPARALLEL
Programming voltage2.7 V
Certification statusNot Qualified
Maximum seat height1.2 mm
Department size4K
Maximum standby current0.00002 A
Maximum slew rate0.03 mA
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)2.7 V
Nominal supply voltage (Vsup)3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceMATTE TIN
Terminal formBALL
Terminal pitch0.8 mm
Terminal locationBOTTOM
switch bitYES
typeNOR TYPE
width6 mm
8 Mbit (x8) Multi-Purpose Flash
SST39LF080 / SST39VF080
SST39LF/VF0803.0 & 2.7V 8Mb (x8) MPF memories
EOL Data Sheet
FEATURES:
• Organized as 1M x8
• Single Voltage Read and Write Operations
– 3.0-3.6V for SST39LF080
– 2.7-3.6V for SST39VF080
• Superior Reliability
– Endurance: 100,000 Cycles (typical)
– Greater than 100 years Data Retention
• Low Power Consumption
(typical values at 14 MHz)
– Active Current: 12 mA (typical)
– Standby Current: 4 µA (typical)
– Auto Low Power Mode: 4 µA (typical)
• Sector-Erase Capability
– Uniform 4 KByte sectors
• Block-Erase Capability
– Uniform 64 KByte blocks
• Fast Read Access Time:
– 55 ns for SST39LF080
– 70 and 90 ns for SST39VF080
• Latched Address and Data
• Fast Erase and Byte-Program:
– Sector-Erase Time: 18 ms (typical)
– Block-Erase Time: 18 ms (typical)
– Chip-Erase Time: 70 ms (typical)
– Byte-Program Time: 14 µs (typical)
– Chip Rewrite Time:
15 seconds (typical) for SST39LF/VF080
• Automatic Write Timing
– Internal V
PP
Generation
• End-of-Write Detection
– Toggle Bit
– Data# Polling
• CMOS I/O Compatibility
• JEDEC Standard
– Flash EEPROM Pinouts and command sets
• Packages Available
– 40-lead TSOP (10mm x 20mm)
– 48-ball TFBGA (6mm x 8mm)
PRODUCT DESCRIPTION
The SST39LF/VF080 devices are 1M x8 CMOS Multi-Pur-
pose Flash (MPF) manufactured with SST’s proprietary,
high-performance CMOS SuperFlash technology. The
split-gate cell design and thick-oxide tunneling injector
attain better reliability and manufacturability compared with
alternate approaches. The SST39LF080 write (Program or
Erase) with a 3.0-3.6V power supply. The SST39VF080
write (Program or Erase) with a 2.7-3.6V power supply.
They conform to JEDEC standard pinouts for x8 memories.
Featuring high performance Byte-Program, the SST39LF/
VF080 devices provide a typical Byte-Program time of 14
µsec. The devices use Toggle Bit or Data# Polling to indi-
cate the completion of Program operation. To protect
against inadvertent write, they have on-chip hardware and
Software Data Protection schemes. Designed, manufac-
tured, and tested for a wide spectrum of applications,
these devices are offered with a guaranteed typical
endurance of 10,000 cycles. Data retention is rated at
greater than 100 years.
The SST39LF/VF080 devices are suited for applications
that require convenient and economical updating of pro-
gram, configuration, or data memory. For all system appli-
cations, they significantly improve performance and
reliability, while lowering power consumption. They inher-
ently use less energy during Erase and Program than alter-
©2007 Silicon Storage Technology, Inc.
S71146-07-EOL
6/07
1
The SST logo and SuperFlash are registered trademarks of Silicon Storage Technology, Inc.
MPF is a trademark of Silicon Storage Technology, Inc.
These specifications are subject to change without notice.
native flash technologies. The total energy consumed is a
function of the applied voltage, current, and time of applica-
tion. Since for any given voltage range, the SuperFlash
technology uses less current to program and has a shorter
erase time, the total energy consumed during any Erase or
Program operation is less than alternative flash technolo-
gies. They also improve flexibility while lowering the cost for
program, data, and configuration storage applications.
The SuperFlash technology provides fixed Erase and Pro-
gram times, independent of the number of Erase/Program
cycles that have occurred. Therefore the system software
or hardware does not have to be modified or de-rated as is
necessary with alternative flash technologies, whose Erase
and Program times increase with accumulated Erase/Pro-
gram cycles.
To meet high density, surface mount requirements, the
SST39LF/VF080 are offered in 40-lead TSOP and 48-
ball TFBGA packages. See Figures 1 and 2 for pin
assignments.
Super small software (any window is on the front) A powerful tool for working with multiple windows
Personality guarantees that it is virus-free and free of Trojans, easy to operate, any window can be set to the front, and the speed can be increased by 50% when operating in multiple windows....
ming1005 MCU
Looking for PDA cooperation
Hello everyone: I want to find a PDA manufacturer to do a project for our company's products. The PDA needs to have wireless network function and convenient application design. It is best to be based ...
glancegreen Embedded System
Altera CPLD for 422 communication selection
[font=微软雅黑, 宋体][size=14px]Hello experts, I want to use Altera CPLD to do 5-way 422 communication, one for sending and receiving, and four for receiving but not sending. Which CPLD model has enough res...
74564 FPGA/CPLD
From what channels do you usually obtain information about award-winning works?
[i=s]This post was last edited by paulhyde on 2014-9-15 08:53[/i] Our website seems to be quite complete, and the moderator has carefully organized it, but there are inevitably some things that have n...
小瑞 Electronics Design Contest
Imagine December and design my own EEWORLD!
2010 is destined to be an extraordinary year. In this year, NXP fully sponsored the EEWORLD 2010 Passionate Innovation Tour.    Time flies, and EEWORLD is changing in surprising ways every day under e...
EEWORLD社区 Suggestions & Announcements
About FPGA In-depth
Are there any good and in-depth books on FPGA?...
phdwong FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2891  287  1765  2542  80  59  6  36  52  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号