L21C11JC15 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Microcontrollers and processors> L21C11JC15

L21C11JC15: DescriptionPipeline Register, 8-Bit, CMOS, PQCC28, 0.490 X 0.490 INCH, PLASTIC, LCC-28; CategoryMicrocontrollers and processors; File Size478KB，5 Pages; ManufacturerLOGIC Devices; Websitehttp://www.logicdevices.com/

Download Datasheet Parametric Compare View All

L21C11JC15 Overview

Pipeline Register, 8-Bit, CMOS, PQCC28, 0.490 X 0.490 INCH, PLASTIC, LCC-28

L21C11JC15 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	LOGIC Devices
Parts packaging code	QLCC
package instruction	QCCJ,
Contacts	28
Reach Compliance Code	unknown
Is Samacsys	N
Other features	SELECTABLE DELAY LENGTH FROM 1 TO 16 STAGES; ICC SPECIFIED @ 5MHZ
boundary scan	NO
External data bus width	8
JESD-30 code	S-PQCC-J28
JESD-609 code	e0
length	11.5062 mm
low power mode	NO
Humidity sensitivity level	3
Number of terminals	28
Maximum operating temperature	70 °C
Minimum operating temperature
Output data bus width	8
Package body material	PLASTIC/EPOXY
encapsulated code	QCCJ
Package shape	SQUARE
Package form	CHIP CARRIER
Peak Reflow Temperature (Celsius)	225
Certification status	Not Qualified
Maximum seat height	4.572 mm
Maximum slew rate	20 mA
Maximum supply voltage	5.25 V
Minimum supply voltage	4.75 V
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	J BEND
Terminal pitch	1.27 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	11.5062 mm
uPs/uCs/peripheral integrated circuit type	DSP PERIPHERAL, PIPELINE REGISTER
Base Number Matches	1

Preview

Download Datasheet

View All

L21C11JC15 Related Products

	L21C11JC15	L21C11JC20	L21C11JC25	L21C11PC15	L21C11PC25	L21C11PC20
Description	Pipeline Register, 8-Bit, CMOS, PQCC28, 0.490 X 0.490 INCH, PLASTIC, LCC-28	Pipeline Register, 8-Bit, CMOS, PQCC28, 0.490 X 0.490 INCH, PLASTIC, LCC-28	Pipeline Register, 8-Bit, CMOS, PQCC28, 0.490 X 0.490 INCH, PLASTIC, LCC-28	Pipeline Register, 8-Bit, CMOS, PDIP24, 0.300 INCH, PLASTIC, DIP-24	Pipeline Register, 8-Bit, CMOS, PDIP24, 0.300 INCH, PLASTIC, DIP-24	Pipeline Register, 8-Bit, CMOS, PDIP24, 0.300 INCH, PLASTIC, DIP-24
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible
Maker	LOGIC Devices	LOGIC Devices	LOGIC Devices	LOGIC Devices	LOGIC Devices	LOGIC Devices
Parts packaging code	QLCC	QLCC	QLCC	DIP	DIP	DIP
package instruction	QCCJ,	QCCJ,	QCCJ,	DIP,	DIP,	DIP,
Contacts	28	28	28	24	24	24
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknown
Other features	SELECTABLE DELAY LENGTH FROM 1 TO 16 STAGES; ICC SPECIFIED @ 5MHZ	SELECTABLE DELAY LENGTH FROM 1 TO 16 STAGES; ICC SPECIFIED @ 5MHZ	SELECTABLE DELAY LENGTH FROM 1 TO 16 STAGES; ICC SPECIFIED @ 5MHZ	SELECTABLE DELAY LENGTH FROM 1 TO 16 STAGES; ICC SPECIFIED @ 5MHZ	SELECTABLE DELAY LENGTH FROM 1 TO 16 STAGES; ICC SPECIFIED @ 5MHZ	SELECTABLE DELAY LENGTH FROM 1 TO 16 STAGES; ICC SPECIFIED @ 5MHZ
boundary scan	NO	NO	NO	NO	NO	NO
External data bus width	8	8	8	8	8	8
JESD-30 code	S-PQCC-J28	S-PQCC-J28	S-PQCC-J28	R-PDIP-T24	R-PDIP-T24	R-PDIP-T24
JESD-609 code	e0	e0	e0	e0	e0	e0
length	11.5062 mm	11.5062 mm	11.5062 mm	30.861 mm	30.861 mm	30.861 mm
low power mode	NO	NO	NO	NO	NO	NO
Humidity sensitivity level	3	3	3	3	3	3
Number of terminals	28	28	28	24	24	24
Maximum operating temperature	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C
Output data bus width	8	8	8	8	8	8
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	QCCJ	QCCJ	QCCJ	DIP	DIP	DIP
Package shape	SQUARE	SQUARE	SQUARE	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	CHIP CARRIER	CHIP CARRIER	CHIP CARRIER	IN-LINE	IN-LINE	IN-LINE
Peak Reflow Temperature (Celsius)	225	225	225	225	225	225
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	4.572 mm	4.572 mm	4.572 mm	4.572 mm	4.572 mm	4.572 mm
Maximum slew rate	20 mA	20 mA	20 mA	20 mA	20 mA	20 mA
Maximum supply voltage	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V	5.25 V
Minimum supply voltage	4.75 V	4.75 V	4.75 V	4.75 V	4.75 V	4.75 V
Nominal supply voltage	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	YES	YES	YES	NO	NO	NO
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	J BEND	J BEND	J BEND	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE
Terminal pitch	1.27 mm	1.27 mm	1.27 mm	2.54 mm	2.54 mm	2.54 mm
Terminal location	QUAD	QUAD	QUAD	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
width	11.5062 mm	11.5062 mm	11.5062 mm	7.62 mm	7.62 mm	7.62 mm
uPs/uCs/peripheral integrated circuit type	DSP PERIPHERAL, PIPELINE REGISTER	DSP PERIPHERAL, PIPELINE REGISTER	DSP PERIPHERAL, PIPELINE REGISTER	DSP PERIPHERAL, PIPELINE REGISTER	DSP PERIPHERAL, PIPELINE REGISTER	DSP PERIPHERAL, PIPELINE REGISTER
Is Samacsys	N	N	N	N	-	-
Base Number Matches	1	1	1	1	-	-

Recommended Resources

Digital RGB signal processing circuit using MB40978 chip

Power supply filter circuit that can suppress high-frequency interference

High sensitivity, normally open, double-ended, zero-voltage switching half-wave conduction circuit

Automatically turn on delay lighting

Circuit to extend signal light battery life

Unijunction transistor switching circuit

About the use of S3C44B0X data port: #define TP_DCLK(a) outw((inw(S3C44B0X_PDATF) &(~(1<<8)) ) | ((a&1)<<8),S3C44B0X_PDATF) In this macro statement, do I need to set GPGF as an input port before using inw(S3C44B0X_PDATF)? Then I can ((in...; rushi1980 Embedded System

Recruiting part-time personnel for driver development: Our company is now recruiting authors of books on driver development. The salary is generous. If you are interested, you can contact me for details. QQ878298915. Please indicate the driver. Email pyq_...; chang0044 Embedded System

EE, you have made progress again: EE, you have made progress again. It has been a while since we last saw you. The mobile version of the forum is getting more and more powerful and easy to use. Keep it up. We can all see your progress...; Sur Talking

modelsim6.2 waveform: I use Modelsim se plus 6.2b to simulate Verilog program. The compilation is normal, but every time when I display the waveform, it is very strange. There is a waveform, but each signal always has only...; sxtz531 FPGA/CPLD

I am new to platformbuilder. After configuring, builder error occurs. I hope experts can give me some advice. Thank you.: --------------------Configuration: WINDOWSCE - EMULATOR: X86 Win32 (WCE emulator) Release-------------------- Generating platform header files... CEBUILD: Deleting old build logs CEBUILD: Skipping dir...; feitian9215 Embedded System

New dual-loop 900MHz and 1800MHz frequency band digital tuning system: A new dual-loop digital tuning system for 900MHz and 1800MHz frequency bands Abstract: A new digital tuning system consisting of DDS + dual PLL is studied : A loop generates the clock signal required ...; feifei Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components