EEWORLDEEWORLDEEWORLD

Part Number

Search

510BBA133M000BAGR

Description
SINGLE FREQUENCY XO, OE PIN 2 (O
CategoryPassive components   
File Size683KB,31 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

510BBA133M000BAGR Online Shopping

Suppliers Part Number Price MOQ In stock  
510BBA133M000BAGR - - View Buy Now

510BBA133M000BAGR Overview

SINGLE FREQUENCY XO, OE PIN 2 (O

510BBA133M000BAGR Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency133MHz
Functionenable/disable
outputLVDS
Voltage - Power3.3V
frequency stability±25ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)23mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.197" long x 0.126" wide (5.00mm x 3.20mm)
Height - Installation (maximum)0.050"(1.28mm)
Current - Power (disabled) (maximum)18mA
S i 5 1 0 / 5 11
C
R YS TA L
O
SCILLATOR
(XO) 100 kH
Z TO
2 5 0 M H
Z
Features
Supports any frequency from
100 kHz to 250 MHz
Low jitter operation
2 to 4 week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO regulator for power
supply noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Runt suppression on OE and
power on
Industry standard 5 x 7, 3.2 x 5,
and 2.5 x 3.2 mm packages
Pb-free, RoHS compliant
–40
to 85
o
C operation
Si5602
2.5x3.2mm
5x7mm and 3.2x5mm
Applications
SONET/SDH/OTN
Gigabit Ethernet
Fibre Channel/SAS/SATA
PCI Express
Ordering Information:
See page 14.
3G-SDI/HD-SDI/SDI
Telecom
Switches/routers
FPGA/ASIC clock generation
Pin Assignments:
See page 12.
Description
The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology
to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO
where a different crystal is required for each output frequency, the Si510/511
uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to
generate any frequency across this range. This IC-based approach allows
the crystal resonator to provide enhanced reliability, improved mechanical
robustness, and excellent stability. In addition, this solution provides superior
supply noise rejection, simplifying low jitter clock generation in noisy
environments. Crystal ESR and DLD are individually production-tested to
guarantee performance and enhance reliability. The Si510/511 is factory-
configurable for a wide variety of user specifications, including frequency,
supply voltage, output format, output enable polarity, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long
lead times and non-recurring engineering charges associated with custom
frequency oscillators.
OE
1
4
V
DD
GND
2
3
CLK
Si510 (CMOS)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Functional Block Diagram
V
DD
OE
Si510(LVDS/LVPECL/HCSL/
Dual CMOS)
OE
OE
1
1
2
2
3
3
6
6
5
5
4
4
V
DD
V
DD
CLK–
CLK–
CLK+
CLK+
Low Noise Regulator
Fixed
Frequency
Oscillator
Any-Frequency
0.1 to 250 MHz
DSPLL
®
Synthesis
CLK+
CLK–
NC
NC
GND
GND
GND
Si511(LVDS/LVPECL/HCSL/
Dual CMOS)
Rev. 1.4 6/18
Copyright © 2018 by Silicon Laboratories
Si510/511
Here is a collector's edition of op amp books
mos运算放大器原理设计应用(李联著)...
lixiaohai8211 Analog electronics
TI Live: The latest reference solutions for video doorbells, network cameras, etc., and the core components for their implementation
Want to find the latest video doorbell and network camera solutions for reference? Or the prototype of the relevant solution has been finalized, what devices are suitable, cheap, easy to use, and what...
nmg TI Technology Forum
Implementation of the standard output function Printf on the MSP430G2553 hardware platform
[p=null, 2, left]Serial port debugging provides great convenience for us to debug the microcontroller program. Through it, we can monitor the running status of the program at any time. When learning C...
qinkaiabc Microcontroller MCU
How to write a testbench for a subroutine in vivado
There are too many programs in a project, but I don't need so many of them. I just want to see the timing diagram of one of the subroutines, but I don't know how to write a testbench. Do I need to wri...
刘123 FPGA/CPLD
Continuing Openmv4, filling the pits and digging the road one: starting from the source process
[font=宋体][size=4] Well, I finally squeezed out some time. I still owe the goddess and the captain a few posts. I thought, let's make this a serial post to talk about it. [/size][/font][font=宋体][size=4...
RCSN stm32/stm8
A novice asks a question: How to use an oscilloscope to check whether the 485 communication is normal
Dear seniors, I would like to ask how to use an oscilloscope to check whether the 485 communication is normal. Thank you....
navigat Test/Measurement

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2042  937  871  2606  1960  42  19  18  53  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号