EEWORLDEEWORLDEEWORLD

Part Number

Search

552BD000118DGR

Description
VCXO; DIFF/SE; DUAL FREQ; 10-141
CategoryPassive components   
File Size477KB,15 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

552BD000118DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
552BD000118DGR - - View Buy Now

552BD000118DGR Overview

VCXO; DIFF/SE; DUAL FREQ; 10-141

552BD000118DGR Parametric

Parameter NameAttribute value
typeVCXO
Frequency - Output 174.175824MHz,74.25MHz
Frequency - Output 2-
Frequency - Output 3-
Frequency - Output 4-
Functionenable/disable
outputLVDS
Voltage - Power3.3V
frequency stability±50ppm
Operating temperature-40°C ~ 85°C
Current - Power (maximum)108mA
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
high0.071"(1.80mm)
Package/casing6-SMD, no leads
Current - Power (disabled) (maximum)75mA
Si 5 5 2
R
EVISION
D
D
U A L
F
REQUENCY
V
OLTAGE
- C
ON TROLLED
C
R Y S TA L
O
SCILLATOR
(VCXO) 10 MH
Z TO
1 . 4 G H
Z
Features
Available with any-rate output
frequencies from 10–945 MHz and
selected frequencies to 1.4 GHz
Two selectable output frequencies
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Applications
SONET/SDH
xDSL
10 GbE LAN/WAN
Ordering Information:
Low-jitter clock generation
Optical modules
Clock and data recovery
See page 10.
Description
The Si552 dual-frequency VCXO utilizes Silicon Laboratories’ advanced
DSPLL
®
circuitry to provide a very low jitter clock for all output frequencies.
The Si552 is available with any-rate output frequency from 10 to 945 MHz
and selected frequencies to 1400 MHz. Unlike traditional VCXOs, where a
different crystal is required for each output frequency, the Si552 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC-based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low-jitter clocks in noisy environments typically found in communication
systems. The Si552 IC-based VCXO is factory-configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory programmed at time of shipment, thereby eliminating the long lead
times associated with custom oscillators.
Pin Assignments:
See page 9.
(Top View)
V
C
1
2
3
6
5
4
V
DD
FS
GND
CLK–
CLK+
Functional Block Diagram
V
DD
CLK- CLK+
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
®
Clock Synthesis
ADC
V
C
FS
GND
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si552
STM32 MCU download and debug solution e-link32
[i=s]This post was last edited by Long Zhang on 2018-7-16 17:29[/i] When using STM32 microcontrollers, I encountered and saw my peers encounter various problems in the download and debugging process, ...
龙章 TI Technology Forum
【Nucleo G071 Review】 Final Conclusion
[size=5] The final project was used in conjunction with the QT host computer program. The host computer program uses serial port communication. The principle is similar to the serial port assistant. I...
donatello1996 stm32/stm8
Where can I get the Keil C51 serial number???
When I install the Keil C51 downloaded from the Internet, I am prompted to enter the serial number. Does anyone have the serial number, or the installation version that does not require the serial num...
wn1983 Embedded System
Differences between CPU and CLA and Error Handling Techniques
The C2000 microprocessor with C28x+FPU architecture adds some registers and instructions to the original C28x fixed-point CPU to support IEEE single-precision floating-point operations. For programs w...
Jacktang DSP and ARM Processors
[Quartus warning information] Violation of the steup/hold time
Found clock high time violation at 14.8 ns on register "|counter|lpm_counter:count1_ rtl _0|dffs[11]" Reason : The setup/hold time is violated . It should be post-simulation to see if the waveform set...
eeleader FPGA/CPLD
Can the MSP-EXP430FR5739 Experimental Board be used as an emulator code?
Used to download programs to other 5739 films?...
青菜虫子 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2100  299  683  1526  1218  43  7  14  31  25 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号