EEWORLDEEWORLDEEWORLD

Part Number

Search

841402DKILF

Description
IC CLOCK GENERATOR 32VFQFN
Categorysemiconductor    Other integrated circuit (IC)   
File Size691KB,27 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Environmental Compliance
Download Datasheet Parametric Compare View All

841402DKILF Overview

IC CLOCK GENERATOR 32VFQFN

841402DKILF Parametric

Parameter NameAttribute value
typeclock generator
application-
Installation typesurface mount
Package/casing32-VFQFN Exposed Pad
Supplier device packaging32-VFQFN(5x5)
FemtoClock
®
Crystal-to-0.7V Differential
HCSL Clock Generator
ICS841402I
DATA SHEET
General Description
The ICS841402I is an optimized PCIe and sRIO clock generator.
The device uses a 25MHz parallel resonant crystal to generate
100MHz, 125MHz, 200MHz and 400MHz clock signals, replacing
solutions requiring multiple oscillator and fanout buffer solutions. The
device has excellent phase jitter suitable to clock components
requiring precise and low jitter PCIe, sRIO or both clock signals. The
device also supports a configurable spread-spectrum generation for
PCIe applications. Designed for telecom, networking and industrial
applications, the ICS841402I can also drive the high-speed sRIO
and PCIe SerDes clock inputs of communications processors,
DSPs, switches and bridges.
Features
Two 0.7V differential HCSL outputs: configurable for PCIe
(100MHz or 200MHz) and sRIO (125MHz) clock signals
One LVCMOS/LVTTL reference clock output
Selectable crystal oscillator interface, 25MHz, 18pF parallel
resonant crystal or LVCMOS/LVTTL single-ended reference clock
input
Supports the following output frequencies: 100MHz, 125MHz,
200MHz or 400MHz
VCO frequency range: 950MHz - 1.25GHz
Configurable spread-spectrum generation for PCIe
PLL bypass and output enable
RMS phase jitter @ 200MHz, using a 25MHz crystal
(12kHz – 20MHz): 1.21ps (typical)
PCI Express (2.5 Gb/S), Gen 2 (5 Gb/s) and Gen 3 (8 Gb/s) jitter
compliant (REF_OUT disabled)
Full 3.3V operating supply
-40°C to 85°C ambient operating temperature
Available in lead-free (RoHS 6) packages
Block Diagram
OE_REFOUT
Pulldown
25MHz
REF_OUT
25MHz
XTAL_IN
OSC
XTAL_OUT
REF_IN
Pulldown
0
1
FemtoClock
PLL
1
Spread-Spectrum
0
N
=
÷
÷
÷
÷
Q0
nQ0
Q1
nQ1
REF_SEL
Pulldown
Pin Assignment
REF_SEL
BYPASS
REF_IN
GND
IREF
SSM
V
DDA
V
DD
M=
÷40,
÷
48
IREF
SSM
BYPASS
FSEL[1:0]
MR/nOE
Pulldown
Pulldown
Pullup:Pulldown
Pulldown
32 31 30 29 28 27 26 25
2
XTAL_IN
XTAL_OUT
MR/nOE
V
DD
Q0
nQ0
Q1
nQ1
1
2
3
4
5
6
7
8
24
V
DD
FSEL1
FSEL0
REF_OUT
OE_REFOUT
GND
nc
nc
ICS841402I
32-Lead VFQFN
5mm x 5mm x 0.925mm
package body
K Package
Top View
9 10 11 12 13 14 15 16
V
DD
nc
GND
nc
nc
nc
nc
nc
23
22
21
20
19
18
17
ICS841402DKI REVISION A NOVEMBER 7, 2012
1
©2012 Integrated Device Technology, Inc.

841402DKILF Related Products

841402DKILF 841402DKILFT
Description IC CLOCK GENERATOR 32VFQFN IC CLOCK GENERATOR 32VFQFN
type clock generator clock generator
Installation type surface mount surface mount
Package/casing 32-VFQFN Exposed Pad 32-VFQFN Exposed Pad
Supplier device packaging 32-VFQFN(5x5) 32-VFQFN(5x5)
Big news - TI launches the smallest data converter with high integration and high performance!
In the entire system, analog devices occupy a core position. In the fields of industry, communication and personal electronic devices, relatively strict requirements are put forward for analog devices...
alan000345 TI Technology Forum
I was notified to go for the retest on the 13th. Does that mean I'm guaranteed to win first place in the region?
[i=s] This post was last edited by paulhyde on 2014-9-15 03:49 [/i] rt. There were too many versions a while ago. I don't know if it has entered the national competition....
astwyg Electronics Design Contest
Analysis steps for common faults in field instrumentation systems
At present, with the continuous improvement of the automation level of petrochemical, steel, papermaking, food, and pharmaceutical enterprises, higher requirements are placed on the technical level of...
jek9528 Industrial Control Electronics
TM1639
Has anyone used TM1639? I can't understand the datasheet....
feiyun TI Technology Forum
I would like to ask about changing the debug port of the development board.
I have a question for you guys, hope you can help me, thank you! I have a development board that uses a 3-wire serial port as a debugging terminal by default under Linux. Now I want to use another ser...
sj81 Embedded System
Help with FIFO writing problem
I need help from an expert. I want to use an external trigger signal to make FIFO's RAM (0) = "00000000". Remove the trigger signal RAM (0) = "11111111". The program I wrote is as follows. I don't kno...
zjx2810 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2147  2477  1330  1455  1895  44  50  27  30  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号