550AB000246DGR datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> 550AB000246DGR

550AB000246DGR: DescriptionVCXO; DIFF/SE; SINGLE FREQ; 10-1; CategoryPassive components; File Size458KB，15 Pages; ManufacturerSilicon Laboratories Inc

Download Datasheet Parametric View All

550AB000246DGR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	550AB000246DGR	-	-	View	Buy Now

550AB000246DGR Overview

VCXO; DIFF/SE; SINGLE FREQ; 10-1

550AB000246DGR Parametric

Parameter Name	Attribute value
type	VCXO
frequency	669.3266MHz
Function	enable/disable
output	LVPECL
Voltage - Power	3.3V
frequency stability	±100ppm
Absolute pulling range (APR)	±30ppm
Operating temperature	-40°C ~ 85°C
Current - Power (maximum)	130mA
grade	-
Installation type	surface mount
Package/casing	6-SMD, no leads
size/dimensions	0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)	0.071"（1.80mm）
Current - Power (disabled) (maximum)	75mA

Preview

Download Datasheet

View All

Si550

EVISION

O L TAG E

- C

ONTR OLLED

RYSTAL

S C I L L A T O R

(VCXO)

10 MH

Z TO

1 . 4 G H

Features

Available with any frequency from



10 to 945 MHz and select

frequencies to 1.4 GHz



3rd generation DSPLL

with

superior jitter performance (0.5 ps)



3x better temperature stability than



SAW-based oscillators



Excellent PSRR performance



Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 10.

Applications



SONET/SDH

xDSL

10 GbE LAN/WAN



Low-jitter clock generation

Optical modules

Clock and data recovery

Pin Assignments:

See page 9.

(Top View)

Description

The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to

provide a low-jitter clock at high frequencies. The Si550 supports any

frequency from 10 to 945 MHz and select frequencies to 1417 MHz. Unlike

traditional VCXOs, where a different crystal is required for each output

frequency, the Si550 uses one fixed crystal to provide a wide range of output

frequencies. This IC-based approach allows the crystal resonator to provide

exceptional frequency stability and reliability. In addition, DSPLL clock

synthesis provides superior supply noise rejection, simplifying the task of

generating low-jitter clocks in noisy environments typically found in

communication systems. The Si550 IC-based VCXO is factory-configurable

for a wide variety of user specifications, including frequency, supply voltage,

output format, tuning slope, and temperature stability. Specific configurations

are factory programmed at time of shipment, thereby eliminating the long

lead times associated with custom oscillators.

GND

CLK–

CLK+

Functional Block Diagram

Fixed

Frequency

Any-Frequency

10 MHz–1.4 GHz

DSPLL

Clock Synthesis

CLK+

CLK–

ADC

GND

Rev. 1.2 6/18

Si550

Recommended Resources

Ultrasonic liquid level indication circuit diagram composed of NE555

Vertical mill (C512 vertical lathe modification) electrical wiring circuit

MC34063 integrated switching regulator

spike generator circuit

TV signal conversion amplification circuit

Circuit diagram: LM4610 tuning circuit

Make an SD card for booting the system: [align=left][b][font=宋体][size=15pt]Making an SD card for the boot system[/font][/size][/font][/b][/align][align=left]Note: The purpose of making an SD card for booting is to enable the CPU[/font][font...; babyking Embedded System

Unable to locate the feature for the SYSGEN_JSCRIPT variable in the catalog: I use PB4.2. Every time I select our BSP and create a new project, there is a warning as follows (in bold). If I build PlatForm directly without adding any components, there will always be 3 errors. T...; kiny Embedded System

MXCHIP+ published an error in the Open1081 user manual. Introduction to chip FLASH partitions: [i=s]This post was last edited by Muziyu on 2014-12-5 15:21[/i] [size=5]Today I made up my mind and carefully reviewed the Open1081 user manual.pdf again and found an error. [/size][size=5]The data sh...; 木子鱼 RF/Wirelessly

Ask for an STM32DISCOVERY: As the title says, dears...; Glacier0 Buy&Sell

Interconnecting automotive 48V and 12V rails in dual-battery systems: [align=left][size=4][color=#000000]By Garrett Roecker[/color][/size][/align][align=left][size=4][color=#000000] The electrification of the automotive industry is developing at an ever-increasing pace,...; qwqwqw2088 Analogue and Mixed Signal

Pull-down resistor: I would like to ask if there is any difference between placing R2 directly at the I/O and directly at the base and emitter of the transistor (please ignore the collector content, I have omitted it)? S...; aq1261101415 Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components