EEWORLDEEWORLDEEWORLD

Part Number

Search

SIT3822AC-1D3-33EE245.760000T

Description
OSC VCXO 245.7600MHZ LVPECL SMD
CategoryPassive components   
File Size271KB,7 Pages
ManufacturerSiTime
Environmental Compliance
Download Datasheet Parametric View All

SIT3822AC-1D3-33EE245.760000T Overview

OSC VCXO 245.7600MHZ LVPECL SMD

SIT3822AC-1D3-33EE245.760000T Parametric

Parameter NameAttribute value
typeVCXO
frequency245.76MHz
Functionenable/disable
outputLVPECL
Voltage - Power3.3V
frequency stability±50ppm
Absolute pulling range (APR)±45ppm
Operating temperature-20°C ~ 70°C
Current - Power (maximum)69mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.039"(1.00mm)
Current - Power (disabled) (maximum)35mA
SiT3822
220-625 MHz High Performance Differential VCXO
The Smart Timing Choice
The Smart Timing Choice
Features
■ Any frequency between 220 MHz and 625 MHz accurate to 6 decimal
places
■ Widest pull range options: ±25, ±50, ±100, ±150, ±200, ±400, ±800,
±1600 ppm
■ Superior pull range linearity of ≤ 1%, 10 times better than quartz
■ < 1ps RMS phase jitter (random) over 12 kHz to 20 MHz bandwidth
■ Industrial and extended commercial temperature ranges
■ Industry-standard packages: 3.2 mm x 2.5 mm, 5.0 mm x 3.2 mm and
7.0 mm x 5.0 mm
■ For frequencies higher than 220 MHz, refer to SiT3821 datasheet
Applications
■ Ideal for SONET, Video, Instrumentation, Satellite applications
■ Telecom, networking, broadband
Electrical Characteristics
Parameter and Conditions
Output Frequency Range
Frequency Stability
Symbol
f
F_stab
Min.
220
-10
-25
-50
Operating Temperature Range
Start-up Time
Duty Cycle
Pull Range
Upper Control Voltage
Lower Control Voltage
Linearity
Frequency Change Polarity
Control Voltage Bandwidth (-3dB)
1-year Aging
10-year Aging
Supply Voltage
Current Consumption
OE Disable Supply Current
Output Disable Leakage Current
Maximum Output Current
Output High Voltage
Output Low Voltage
Pk-Pk Output Voltage Swing
Rise/Fall Time
OE Enable/Disable Time
RMS Period Jitter
Vdd
Idd
I_OE
I_leak
I-driver
VOH
VOL
V_Swing
Tr, Tf
T_oe
T_jitt
T_use
T_start
DC
PR
VC_U
VC_L
Lin
V_BW
-1
-5
2.97
2.25
Vdd-1.1
Vdd-1.9
600
100
-40
-20
45
40
Typ.
Max.
625
+10
+25
+50
+85
+70
10
55
60
Unit
MHz
ppm
ppm
ppm
°C
°C
ms
%
%
ppm
V
V
V
%
+1
+5
3.63
2.75
69
35
1
30
Vdd-0.7
Vdd-1.5
1000
500
105
1.7
1.7
1.7
0.75
kHz
ppm
ppm
V
V
mA
mA
A
mA
V
V
mV
ps
ns
ps
ps
ps
ps
Contact SiTime for 16 kHz bandwidth
First year @25°C
Industrial
Extended Commercial
f = 220 to 312.5 MHz and f = 525 to 625 MHz
f = 420 to 500 MHz
See the last page for Absolute Pull Range, APR table
Vdd = 3.3V, Voltage at which maximum deviation is guaranteed
Vdd = 2.5V, Voltage at which maximum deviation is guaranteed
Voltage at which maximum deviation is guaranteed
Condition
For frequency coverage see last page
Inclusive of initial tolerance, operating temperature, rated power,
supply voltage and load change
LVPECL and LVDS, Common AC Characteristics
±25, ±50, ±100, ±150,
±200, ±400, ±800, ±1600
3
2.25
0
0.2
Positive Slope
8
3.3
2.5
61
800
300
1
1
1
0.5
3.1
2.3
0.1
1
LVPECL, DC and AC Characteristics
Excluding Load Termination Current, Vdd = 3.3V or 2.5V
OE = GND
OE = GND
Maximum average current drawn from OUT+ or OUT-
See Figure 1
See Figure 1
See Figure 1
20% to 80%
f = 220 MHz - For other frequencies, T_oe = 100ns + 3 period
f = 100 MHz, Vdd = 3.3V or 2.5V
f = 156.25 MHz, Vdd = 3.3V or 2.5V
f = 212.5 MHz, Vdd = 3.3V or 2.5V
f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all
Vdds
RMS Phase Jitter (random)
T_phj
SiTime Corporation
Rev. 1.3
990 Almanor Avenue
Sunnyvale, CA 94085
(408) 328-4400
www.sitime.com
Revised October 6, 2014
How to change the BIOS boot screen in WINCE?
I searched a lot on the Internet, but most of them are methods for XP. Please give me some advice....
lbj412 Embedded System
Five expectations for lighting design
Five expectations for lighting designExpectation 1: Need to be improved - lighting design levelThe lighting design industry has gone through a long development process from scratch, from passive needs...
Fireflye LED Zone
OP amplifier circuit design
[i=s] This post was last edited by szjlcw on 2018-6-16 16:43 [/i] OP amplifier circuit design:...
szjlcw PCB Design
How to set the AVID and VBLK registers of TVP5150
Can any expert tell me how to set the AVID and VBLK registers of TVP5150? After I modify the register contents, why does the waveform never change?...
jokeboy999 FPGA/CPLD
Apply for Launchpad for free
Apply for Launchpad for freehttp://focus.ti.com/asia/general/1007-MSP-EX430G2-reg.htm...
问路者 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 743  2027  1199  2432  507  15  41  25  49  11 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号