LTC2220IUP#TRPBF datasheet, PDF

Datasheet> All Categories > Analog mixed-signal IC> converter> LTC2220IUP#TRPBF

LTC2220IUP#TRPBF: DescriptionIC ADC 12BIT 170MSPS 64-QFN; CategoryAnalog mixed-signal IC converter; File Size764KB，32 Pages; ManufacturerLinear ( ADI ); Websitehttp://www.analog.com/cn/index.html; Environmental Compliance

Download Datasheet Parametric Compare View All

LTC2220IUP#TRPBF Overview

IC ADC 12BIT 170MSPS 64-QFN

LTC2220IUP#TRPBF Parametric

Parameter Name	Attribute value
Brand Name	Linear Technology
Is it Rohs certified?	conform to
Maker	Linear ( ADI )
Parts packaging code	QFN
package instruction	HVQCCN, LCC64,.35SQ,20
Contacts	64
Manufacturer packaging code	UP
Reach Compliance Code	compliant
ECCN code	3A991.C.2
Is Samacsys	N
Maximum analog input voltage	1 V
Minimum analog input voltage	-1 V
Converter type	ADC, PROPRIETARY METHOD
JESD-30 code	S-PQCC-N64
JESD-609 code	e3
length	9 mm
Maximum linear error (EL)	0.0366%
Humidity sensitivity level	1
Number of analog input channels	1
Number of digits	12
Number of functions	1
Number of terminals	64
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output bit code	OFFSET BINARY, 2'S COMPLEMENT BINARY
Output format	PARALLEL, WORD
Package body material	PLASTIC/EPOXY
encapsulated code	HVQCCN
Encapsulate equivalent code	LCC64,.35SQ,20
Package shape	SQUARE
Package form	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)	260
power supply	3.3 V
Certification status	Not Qualified
Sampling rate	170 MHz
Sample and hold/Track and hold	SAMPLE
Maximum seat height	0.8 mm
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Matte Tin (Sn)
Terminal form	NO LEAD
Terminal pitch	0.5 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	30
width	9 mm
Base Number Matches	1

Preview

Download Datasheet

View All

LTC2220/LTC2221

12-Bit,170Msps/

135Msps ADCs

FEATURES

■

DESCRIPTIO

■

Sample Rate: 170Msps/135Msps

67.5dB SNR up to 140MHz Input

80dB SFDR up to 170MHz Input

775MHz Full Power Bandwidth S/H

Single 3.3V Supply

Low Power Dissipation: 890mW/660mW

LVDS, CMOS, or Demultiplexed CMOS Outputs

Selectable Input Ranges:

±0.5V

±1V

No Missing Codes

Optional Clock Duty Cycle Stabilizer

Shutdown and Nap Modes

Data Ready Output Clock

Pin Compatible Family

185Msps: LTC2220-1 (12-Bit)

170Msps: LTC2220 (12-Bit), LTC2230 (10-Bit)

135Msps: LTC2221 (12-Bit), LTC2231 (10-Bit)

64-Pin 9mm

9mm QFN Package

The LTC

2220 and LTC2221 are 170Msps/135Msps, sam-

pling 12-bit A/D converters designed for digitizing high

frequency, wide dynamic range signals. The LTC2220/

LTC2221 are perfect for demanding communications

applications with AC performance that includes 67.5dB

SNR and 80dB spurious free dynamic range for signals

up to 170MHz. Ultralow jitter of 0.15ps

RMS

allows

undersampling of IF frequencies with excellent noise

performance.

DC specs include

±0.4LSB

INL (typ),

±0.3LSB

DNL (typ)

and no missing codes over temperature. The transition

noise is a low 0.5LSB

RMS

The digital outputs can be either differential LVDS, or

single-ended CMOS. There are three format options for

the CMOS outputs: a single bus running at the full data rate

or two demultiplexed buses running at half data rate with

either interleaved or simultaneous update. A separate

output power supply allows the CMOS output swing to

range from 0.5V to 3.6V.

The ENC

and ENC

–

inputs may be driven differentially or

single ended with a sine wave, PECL, LVDS, TTL, or CMOS

inputs. An optional clock duty cycle stabilizer allows high

performance at full speed for a wide range of clock duty

cycles.

APPLICATIO S

■

Wireless and Wired Broadband Communication

Cable Head-End Systems

Power Amplifier Linearization

Communications Test Equipment

, LTC and LT are registered trademarks of Linear Technology Corporation.

All other trademarks are the property of their respective owners.

TYPICAL APPLICATIO

3.3V

REFH

REFL

FLEXIBLE

REFERENCE

0.5V

TO 3.6V

100

4th OR HIGHER

SFDR (dBFS)

ANALOG

INPUT

S/H

–

12-BIT

PIPELINED

ADC CORE

CORRECTION

LOGIC

OUTPUT

DRIVERS

D11

•

2nd OR 3rd

CMOS

LVDS

OGND

CLOCK/DUTY

CYCLE

CONTROL

22201 TA01

ENCODE

INPUT

SFDR vs Input Frequency

100

400

500

600

INPUT FREQUENCY (MHz)

22201 TA01b

22201fa

200

300

LTC2220IUP#TRPBF Related Products

	LTC2220IUP#TRPBF	LTC2220CUP#PBF	LTC2221CUP#TRPBF	LTC2221IUP#PBF	LTC2221CUP#PBF	LTC2220CUP#TRPBF	LTC2220IUP#PBF	LTC2221IUP#TRPBF
Description	IC ADC 12BIT 170MSPS 64-QFN	IC ADC 12-BIT 170MSPS 64-QFN	IC ADC 12-BIT 135MSPS 64-QFN	IC ADC 12-BIT 135MSPS 64-QFN	IC ADC 12-BIT 135MSPS 64-QFN	IC ADC 12BIT 170MSPS 64-QFN	IC ADC 12BIT 170MSPS 64-QFN	IC ADC 12-BIT 135MSPS 64-QFN
Brand Name	Linear Technology	Linear Technology	Linear Technology	Linear Technology	Linear Technology	Linear Technology	Linear Technology	Linear Technology
Is it Rohs certified?	conform to	conform to	conform to	conform to	conform to	conform to	conform to	conform to
Maker	Linear ( ADI )	Linear ( ADI )	Linear ( ADI )	Linear ( ADI )	Linear ( ADI )	Linear ( ADI )	Linear ( ADI )	Linear ( ADI )
Parts packaging code	QFN	QFN	QFN	QFN	QFN	QFN	QFN	QFN
package instruction	HVQCCN, LCC64,.35SQ,20	HVQCCN, LCC64,.35SQ,20	HVQCCN, LCC64,.35SQ,20	HVQCCN, LCC64,.35SQ,20	HVQCCN, LCC64,.35SQ,20	HVQCCN, LCC64,.35SQ,20	HVQCCN, LCC64,.35SQ,20	HVQCCN, LCC64,.35SQ,20
Contacts	64	64	64	64	64	64	64	64
Manufacturer packaging code	UP	UP	UP	UP	UP	UP	UP	UP
Reach Compliance Code	compliant	compliant	compliant	compliant	compliant	compliant	compliant	compliant
ECCN code	3A991.C.2	3A991.C.2	3A991.C.2	3A991.C.2	3A991.C.2	3A991.C.2	3A991.C.2	3A991.C.2
Is Samacsys	N	N	N	N	N	N	N	N
Maximum analog input voltage	1 V	1 V	1 V	1 V	1 V	1 V	1 V	1 V
Minimum analog input voltage	-1 V	-1 V	-1 V	-1 V	-1 V	-1 V	-1 V	-1 V
Converter type	ADC, PROPRIETARY METHOD	ADC, PROPRIETARY METHOD	ADC, PROPRIETARY METHOD	ADC, PROPRIETARY METHOD	ADC, PROPRIETARY METHOD	ADC, PROPRIETARY METHOD	ADC, PROPRIETARY METHOD	ADC, PROPRIETARY METHOD
JESD-30 code	S-PQCC-N64	S-PQCC-N64	S-PQCC-N64	S-PQCC-N64	S-PQCC-N64	S-PQCC-N64	S-PQCC-N64	S-PQCC-N64
JESD-609 code	e3	e3	e3	e3	e3	e3	e3	e3
length	9 mm	9 mm	9 mm	9 mm	9 mm	9 mm	9 mm	9 mm
Maximum linear error (EL)	0.0366%	0.0366%	0.0244%	0.0244%	0.0244%	0.0366%	0.0366%	0.0244%
Humidity sensitivity level	1	1	1	1	1	1	1	1
Number of analog input channels	1	1	1	1	1	1	1	1
Number of digits	12	12	12	12	12	12	12	12
Number of functions	1	1	1	1	1	1	1	1
Number of terminals	64	64	64	64	64	64	64	64
Maximum operating temperature	85 °C	70 °C	70 °C	85 °C	70 °C	70 °C	85 °C	85 °C
Output bit code	OFFSET BINARY, 2'S COMPLEMENT BINARY	OFFSET BINARY, 2'S COMPLEMENT BINARY	OFFSET BINARY, 2'S COMPLEMENT BINARY	OFFSET BINARY, 2'S COMPLEMENT BINARY	OFFSET BINARY, 2'S COMPLEMENT BINARY	OFFSET BINARY, 2'S COMPLEMENT BINARY	OFFSET BINARY, 2'S COMPLEMENT BINARY	OFFSET BINARY, 2'S COMPLEMENT BINARY
Output format	PARALLEL, WORD	PARALLEL, WORD	PARALLEL, WORD	PARALLEL, WORD	PARALLEL, WORD	PARALLEL, WORD	PARALLEL, WORD	PARALLEL, WORD
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	HVQCCN	HVQCCN	HVQCCN	HVQCCN	HVQCCN	HVQCCN	HVQCCN	HVQCCN
Encapsulate equivalent code	LCC64,.35SQ,20	LCC64,.35SQ,20	LCC64,.35SQ,20	LCC64,.35SQ,20	LCC64,.35SQ,20	LCC64,.35SQ,20	LCC64,.35SQ,20	LCC64,.35SQ,20
Package shape	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE
Package form	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)	260	260	260	260	260	260	260	260
power supply	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Sampling rate	170 MHz	170 MHz	135 MHz	135 MHz	135 MHz	170 MHz	170 MHz	135 MHz
Sample and hold/Track and hold	SAMPLE	SAMPLE	SAMPLE	SAMPLE	SAMPLE	SAMPLE	SAMPLE	SAMPLE
Maximum seat height	0.8 mm	0.8 mm	0.8 mm	0.8 mm	0.8 mm	0.8 mm	0.8 mm	0.8 mm
Nominal supply voltage	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
surface mount	YES	YES	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	COMMERCIAL	COMMERCIAL	INDUSTRIAL	COMMERCIAL	COMMERCIAL	INDUSTRIAL	INDUSTRIAL
Terminal surface	Matte Tin (Sn)	Matte Tin (Sn)	Matte Tin (Sn)	Matte Tin (Sn)	Matte Tin (Sn)	Matte Tin (Sn)	Matte Tin (Sn)	Matte Tin (Sn)
Terminal form	NO LEAD	NO LEAD	NO LEAD	NO LEAD	NO LEAD	NO LEAD	NO LEAD	NO LEAD
Terminal pitch	0.5 mm	0.5 mm	0.5 mm	0.5 mm	0.5 mm	0.5 mm	0.5 mm	0.5 mm
Terminal location	QUAD	QUAD	QUAD	QUAD	QUAD	QUAD	QUAD	QUAD
Maximum time at peak reflow temperature	30	30	30	30	30	30	30	30
width	9 mm	9 mm	9 mm	9 mm	9 mm	9 mm	9 mm	9 mm
Base Number Matches	1	1	1	1	1	1	1	1

Recommended Resources

Field output circuit diagram composed of discrete components

DC motor drive circuit schematic d

How ALA circuit works

W723 extended output current voltage stabilizing circuit

Combustible gas alarm

Digitally controlled integrated regulated power supply composed of CW137

Program download problem: Today I couldn't download the program using J-LINK. At first I thought the board was broken, but later I changed an emulator and was able to download successfully. When I used my emulator to download,...; mysnooker stm32/stm8

LPC1768 serial port is RS485 DE problem: I checked the TEMT bit of the LSR register and changed the DE. The last byte could not be sent correctly.The above is my test code. After adding the two commented out sentences, it can be sent correct...; apleilx NXP MCU

A complete guide to FPGA development: a handbook for engineers to innovate design: ...; clark FPGA/CPLD

HDTune Hard Drive Testing Software: Hard Drive Testing Software...; jackymzm Analog electronics

1893 Network Interface Circuit Diagram: 1893 Network Interface Circuit Diagram...; klanlan Industrial Control Electronics

About IS61lv25616: read timingwrite timing How to understand this timing...; phdwong FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components