MT48LC32M4A2P-7E:G datasheet, PDF

Datasheet> All Categories > storage> storage> MT48LC32M4A2P-7E:G

MT48LC32M4A2P-7E:G: DescriptionIC DRAM 128M PARALLEL 54TSOP; Categorystorage storage; File Size995KB，86 Pages; ManufacturerMicron Technology; Websitehttp://www.mdtic.com.tw/; Environmental Compliance

Download Datasheet Parametric View All

MT48LC32M4A2P-7E:G Overview

IC DRAM 128M PARALLEL 54TSOP

MT48LC32M4A2P-7E:G Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Micron Technology
Parts packaging code	TSOP2
package instruction	TSOP2, TSOP54,.46,32
Contacts	54
Reach Compliance Code	compliant
ECCN code	EAR99
access mode	FOUR BANK PAGE BURST
Maximum access time	5.4 ns
Other features	AUTO/SELF REFRESH
Maximum clock frequency (fCLK)	143 MHz
I/O type	COMMON
interleaved burst length	1,2,4,8
JESD-30 code	R-PDSO-G54
JESD-609 code	e3
length	22.22 mm
memory density	134217728 bit
Memory IC Type	SYNCHRONOUS DRAM
memory width	4
Number of functions	1
Number of ports	1
Number of terminals	54
word count	33554432 words
character code	32000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	32MX4
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	TSOP2
Encapsulate equivalent code	TSOP54,.46,32
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE
Peak Reflow Temperature (Celsius)	260
power supply	3.3 V
Certification status	Not Qualified
refresh cycle	4096
Maximum seat height	1.2 mm
self refresh	YES
Continuous burst length	1,2,4,8,FP
Maximum standby current	0.002 A
Maximum slew rate	0.33 mA
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Matte Tin (Sn)
Terminal form	GULL WING
Terminal pitch	0.8 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
width	10.16 mm

Preview

Download Datasheet

View All

128Mb: x4, x8, x16 SDRAM

Features

SDR SDRAM

MT48LC32M4A2 – 8 Meg x 4 x 4 Banks

MT48LC16M8A2 – 4 Meg x 8 x 4 Banks

MT48LC8M16A2 – 2 Meg x 16 x 4 Banks

Features

• PC100- and PC133-compliant

• Fully synchronous; all signals registered on positive

edge of system clock

• Internal, pipelined operation; column address can

be changed every clock cycle

• Internal banks for hiding row access/precharge

• Programmable burst lengths (BL): 1, 2, 4, 8, or full

page

• Auto precharge, includes concurrent auto precharge

and auto refresh modes

• Self refresh modes: Standard and low power

(not available on AT devices)

• Auto Refresh

– 64ms, 4096-cycle refresh (commercial and

industrial)

– 16ms, 4096-cycle refresh (automotive)

• LVTTL-compatible inputs and outputs

• Single 3.3V ±0.3V power supply

Options

• Plastic package – OCPL

– 54-pin TSOP II (400 mil)

– 54-pin TSOP II (400 mil) Pb-free

– 60-ball TFBGA (8mm x 16mm)

– 60-ball TFBGA (8mm x 16mm) Pb-

free

– 54-ball VFBGA (x16 only) (8mm x

8mm)

– 54-ball VFBGA (x16 only) (8mm x

8mm) Pb-free

• Timing – cycle time

– 7.5ns @ CL = 3 (PC133)

– 7.5ns @ CL = 2 (PC133)

– 6.0ns @ CL = 3 (x16 only)

• Self refresh

– Standard

– Low power

• Revision

• Operating temperature range

– Commercial (0˚C to +70˚C)

– Industrial (–40˚C to +85˚C)

– Automotive (–40˚C to +105˚C)

Notes:

1. Contact Micron for availability.

2. Off-center parting line.

3. Only available on Revision G.

Marking

-75

-7E

-6A

None

:G/:L

None

Options

• Configurations

– 32 Meg x 4 (8 Meg x 4 x 4 banks)

– 16 Meg x 8 (4 Meg x 8 x 4 banks)

– 8 Meg x 16 (2 Meg x 16 x 4 banks)

• Write recovery (

WR)

–

WR = 2 CLK

Table 1: Key Timing Parameters

CL = CAS (READ) latency

Speed Grade

-6A

-75

-7E

Clock

Frequency (MHz)

167

133

Marking

32M4

16M8

8M16

Target

RCD-

RP-CL

3-3-3

2-2-2

RCD

(ns)

CL (ns)

PDF: 09005aef8091e66d

128mb_x4x8x16_sdram.pdf - Rev. V 09/14 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

Products and specifications discussed herein are subject to change by Micron without notice.

128Mb: x4, x8, x16 SDRAM

Features

Contents

Important Notes and Warnings ......................................................................................................................... 7

General Description ......................................................................................................................................... 7

Automotive Temperature .............................................................................................................................. 8

Functional Block Diagrams ............................................................................................................................... 9

Pin and Ball Assignments and Descriptions ..................................................................................................... 12

Package Dimensions ....................................................................................................................................... 16

Temperature and Thermal Impedance ............................................................................................................ 19

Electrical Specifications .................................................................................................................................. 23

Electrical Specifications – I

Parameters ........................................................................................................ 25

Electrical Specifications – AC Operating Conditions ......................................................................................... 27

Functional Description ................................................................................................................................... 30

Commands .................................................................................................................................................... 31

COMMAND INHIBIT .................................................................................................................................. 31

NO OPERATION (NOP) ............................................................................................................................... 32

LOAD MODE REGISTER (LMR) ................................................................................................................... 32

ACTIVE ...................................................................................................................................................... 32

READ ......................................................................................................................................................... 33

WRITE ....................................................................................................................................................... 34

PRECHARGE .............................................................................................................................................. 35

BURST TERMINATE ................................................................................................................................... 35

REFRESH ................................................................................................................................................... 36

AUTO REFRESH ..................................................................................................................................... 36

SELF REFRESH ....................................................................................................................................... 36

Truth Tables ................................................................................................................................................... 37

Initialization .................................................................................................................................................. 42

Mode Register ................................................................................................................................................ 44

Burst Length .............................................................................................................................................. 46

Burst Type .................................................................................................................................................. 46

CAS Latency ............................................................................................................................................... 48

Operating Mode ......................................................................................................................................... 48

Write Burst Mode ....................................................................................................................................... 48

Bank/Row Activation ...................................................................................................................................... 49

READ Operation ............................................................................................................................................. 50

WRITE Operation ........................................................................................................................................... 59

Burst Read/Single Write .............................................................................................................................. 66

PRECHARGE Operation .................................................................................................................................. 67

Auto Precharge ........................................................................................................................................... 67

AUTO REFRESH Operation ............................................................................................................................. 79

SELF REFRESH Operation ............................................................................................................................... 81

Power-Down .................................................................................................................................................. 83

Clock Suspend ............................................................................................................................................... 84

PDF: 09005aef8091e66d

128mb_x4x8x16_sdram.pdf - Rev. V 09/14 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

128Mb: x4, x8, x16 SDRAM

Features

List of Figures

Figure 1: 32 Meg x 4 Functional Block Diagram ................................................................................................. 9

Figure 2: 16 Meg x 8 Functional Block Diagram ............................................................................................... 10

Figure 3: 8 Meg x 16 Functional Block Diagram ............................................................................................... 11

Figure 4: 54-Pin TSOP (Top View) .................................................................................................................. 12

Figure 5: 60-Ball FBGA (TopView) .................................................................................................................. 13

Figure 6: 54-Ball VFBGA (Top View) ............................................................................................................... 14

Figure 7: 54-Pin Plastic TSOP (400 mil) ........................................................................................................... 16

Figure 8: 60-Ball TFBGA (x8 Device), 8mm x 16mm – Package Code FB/BB ...................................................... 17

Figure 9: 54-Ball VFBGA (x16 Device), 8mm x 8mm – Package Code F4/B4 ....................................................... 18

Figure 10: Example: Temperature Test Point Location, 54-Pin TSOP (Top View) ............................................... 21

Figure 11: Example: Temperature Test Point Location, 54-Ball VFBGA (Top View) ............................................ 22

Figure 12: Example: Temperature Test Point Location, 60-Ball FBGA (Top View) .............................................. 22

Figure 13: ACTIVE Command ........................................................................................................................ 32

Figure 14: READ Command ........................................................................................................................... 33

Figure 15: WRITE Command ......................................................................................................................... 34

Figure 16: PRECHARGE Command ................................................................................................................ 35

Figure 17: Initialize and Load Mode Register .................................................................................................. 43

Figure 18: Mode Register Definition ............................................................................................................... 45

Figure 19: CAS Latency .................................................................................................................................. 48

Figure 20: Example: Meeting

RCD (MIN) When 2 <

RCD (MIN)/

CK < 3 .......................................................... 49

Figure 21: Consecutive READ Bursts .............................................................................................................. 51

Figure 22: Random READ Accesses ................................................................................................................ 52

Figure 23: READ-to-WRITE ............................................................................................................................ 53

Figure 24: READ-to-WRITE With Extra Clock Cycle ......................................................................................... 54

Figure 25: READ-to-PRECHARGE .................................................................................................................. 54

Figure 26: Terminating a READ Burst ............................................................................................................. 55

Figure 27: Alternating Bank Read Accesses ..................................................................................................... 56

Figure 28: READ Continuous Page Burst ......................................................................................................... 57

Figure 29: READ – DQM Operation ................................................................................................................ 58

Figure 30: WRITE Burst ................................................................................................................................. 59

Figure 31: WRITE-to-WRITE .......................................................................................................................... 60

Figure 32: Random WRITE Cycles .................................................................................................................. 61

Figure 33: WRITE-to-READ ............................................................................................................................ 61

Figure 34: WRITE-to-PRECHARGE ................................................................................................................. 62

Figure 35: Terminating a WRITE Burst ............................................................................................................ 63

Figure 36: Alternating Bank Write Accesses ..................................................................................................... 64

Figure 37: WRITE – Continuous Page Burst ..................................................................................................... 65

Figure 38: WRITE – DQM Operation ............................................................................................................... 66

Figure 39: READ With Auto Precharge Interrupted by a READ ......................................................................... 68

Figure 40: READ With Auto Precharge Interrupted by a WRITE ........................................................................ 69

Figure 41: READ With Auto Precharge ............................................................................................................ 70

Figure 42: READ Without Auto Precharge ....................................................................................................... 71

Figure 43: Single READ With Auto Precharge .................................................................................................. 72

Figure 44: Single READ Without Auto Precharge ............................................................................................. 73

Figure 45: WRITE With Auto Precharge Interrupted by a READ ........................................................................ 74

Figure 46: WRITE With Auto Precharge Interrupted by a WRITE ...................................................................... 74

Figure 47: WRITE With Auto Precharge ........................................................................................................... 75

Figure 48: WRITE Without Auto Precharge ..................................................................................................... 76

Figure 49: Single WRITE With Auto Precharge ................................................................................................. 77

Figure 50: Single WRITE Without Auto Precharge ............................................................................................ 78

PDF: 09005aef8091e66d

128mb_x4x8x16_sdram.pdf - Rev. V 09/14 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

Recommended Resources

Inverter and inverter02

DC motor braking circuit

Cleverly modify the doorbell into a dual-purpose doorbell and alarm circuit

ISOLATED Feedback power supply circuit

Adjustable relay delay switching circuit

New three-pole power tube OTL amplifier

Show off the small fan you won: It’s a small thing but I’m really happy to win the prize for the first time. 0.0...; shadow丶 stm32/stm8

Does anyone understand this oscillator circuit? For example, how to start oscillation and how to introduce feedback to maintain oscillation?: I hope someone can help me analyze this circuit. My knowledge of analog electronics is too poor to tell what kind of oscillation circuit this is....; 冬天的树枝 Analog electronics

How to use one microcontroller to control multiple ultrasonic modules: I am making an ultrasonic obstacle avoidance car, and the microcontroller I use is Freescale's HCS12. What I want to achieve now is to install a set of ultrasonic ranging modules (HC-SR04) on both sid...; loosie MCU

Radio Frequency Identification Technology——ISO15693 Anti-collision and Transmission Protocol: Electronic tags that comply with the ISO15693 protocol have an 8-byte 64-bit global unique serial number (UID). This UID can distinguish tags worldwide, and more importantly, it can be used to prevent...; fish001 RF/Wirelessly

Tough question!!: ERROR L104: MULTIPLE PUBLIC DEFINITIONS SYMBOL: ASC_8 MODULE: .\HEX\LCD.obj (LCD) The above is the result after I compiled the program with keil. Literally, it should be redefined, so I removed the de...; haozi Embedded System

Dangerous!!! MCU CIH virus: a code that locks the STM8 chip.: ;...The following code writes OptionBytes and causes STVD and STVP to be unable to operate the device (locked)ld a,#$56ld $5062,ald a,#$aeld $5062,a;Unlock Program Memoryld a,#$aeld $5064,ald a,#$56ld...; lammy stm32/stm8

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components