DTS20Y17-35DB [V001] datasheet, PDF

DTS20Y17-35DB [V001]: DescriptionHERM RECP; CategoryThe connector; File Size856KB，17 Pages; ManufacturerTE Connectivity; Websitehttp://www.te.com

Download Datasheet Parametric View All

DTS20Y17-35DB [V001] Overview

HERM RECP

Parameter Name	Attribute value
Connector System	line to panel, line to panel
Sealable	yes
Connectors and terminals terminate to	Wires and cables
Housing size	E (17)
Connector type	square flange
Housing type	Square flange female end
Number of Positions	55
Number of power supply locations	0
Number of signal positions	55
Pre-installed	no
Shell material	Stainless steel
Insulation Materials	Glass
Sealed	yes
Contact Current Rating (Max) (A)	5
reverse polarity	standard
Terminal layout	17 – 35
Terminal type	PC tail socket
polar code	B
Joint alignment type	keying
Joint fixation type	Thread
Location monitoring	0°
Cable size (AWG)	22 – 28
Working group temperature range	-65 – 200 °C [ -85 – 392 °F ]
Circuit Application	Signal

How to release the object is part of a locked union: As the title says, when moving a component, the following picture is displayed. Multiple components are locked together for movement. How to unlock this lock?...; 放开那个鸡腿 PCB Design

Renesas Electronics Design Contest - Automation Control Box 3: R7F0C809 lights up an LED lamp. It's been a long time since I got the development board. Today, let's learn how to light up an LED lamp. You may find that after installing CubeSuite+, we can't find th...; liaoyuanhong Renesas Electronics MCUs

MEGA16 4-digit digital tube dynamic display experiment, please help me: SPI interface experiment, dynamic LED data tube display experiment. 1. The program outputs data to the HC595 chip through the SPI interface to drive the LED data tube to display simply. 2. Dynamic sch...; manly88 Embedded System

The following error occurs when QuartusII calls ModelSim SE 6.2b: ...; 思维蓝图 FPGA/CPLD

Matrix keyboard code sharing: //The common anode digital tube position selection signal is omitted here module mat_keyscan(clk,rst_n,col,val,seg_data); //Interface settings input clk,rst_n; input [3:0] val; //4 rows output reg [3:...; eeleader FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components