EEWORLDEEWORLDEEWORLD

Part Number

Search

ispLSI 1032E-125LTN

Description
CPLD - Complex Programmable Logic Device USE ispMACH 4000V
Categorysemiconductor    Programmable logic IC    CPLD - complex programmable logic devices   
File Size295KB,18 Pages
ManufacturerLattice
Websitehttp://www.latticesemi.com
Environmental Compliance
Download Datasheet Parametric View All

ispLSI 1032E-125LTN Overview

CPLD - Complex Programmable Logic Device USE ispMACH 4000V

ispLSI 1032E-125LTN Parametric

Parameter NameAttribute value
MakerLattice
Product CategoryCPLD - Complex Programmable Logic Device
productispLSI 1032E
Large battery quantity128
Number of logical array blocks - LAB32
Maximum operating frequency167 MHz
Propagation Delay—Max.10 ns
Number of input/output terminals64 I/O
Working power voltage5 V
Minimum operating temperature0 C
Maximum operating temperature+ 70 C
Installation styleSMD/SMT
Package/boxTQFP-100
EncapsulationTray
high1.4 mm
length14 mm
storage typeEEPROM
seriesispLSI 1032E
width14 mm
Number of gates6000
Working power current190 mA
Factory packaging quantity90
Supply voltage - max.5.25 V
Supply voltage - min.4.75 V
unit weight657 mg
Lead-
Free
Package
Options
Available!
ispLSI 1032E
®
In-System Programmable High Density PLD
Functional Block Diagram
Output Routing Pool
D7 D6 D5 D4 D3 D2 D1 D0
A0
D Q
Features
• HIGH DENSITY PROGRAMMABLE LOGIC
— 6000 PLD Gates
— 64 I/O Pins, Eight Dedicated Inputs
— 192 Registers
— High Speed Global Interconnect
C7
Output Routing Pool
A2
A3
A4
A5
A6
A7
D Q
— Small Logic Block Size for Random Logic
• HIGH PERFORMANCE
TECHNOLOGY
f
max
= 125 MHz Maximum Operating Frequency
t
pd
= 7.5 ns Propagation Delay
— TTL Compatible Inputs and Outputs
— Electrically Erasable and Reprogrammable
— Non-Volatile
— 100% Tested at Time of Manufacture
— Unused Product Term Shutdown Saves Power
• IN-SYSTEM PROGRAMMABLE
— In-System Programmable (ISP™) 5V Only
— Increased Manufacturing Yields, Reduced Time-to-
Market and Improved Product Quality
E
2
CMOS
®
D Q
D Q
ES
Global Routing Pool (GRP)
B0 B1 B2 B3 B4 B5 B6 B7
D
EW
Output Routing Pool
0139A(A1)-isp
— Reprogram Soldered Devices for Faster Prototyping
— Four Dedicated Clock Input Pins
03
— Enhanced Pin Locking Capability
2E
• OFFERS THE EASE OF USE AND FAST SYSTEM
SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY
OF FIELD PROGRAMMABLE GATE ARRAYS
— Complete Programmable Device Can Combine Glue
Logic and Structured Designs
The ispLSI 1032E is a High Density Programmable Logic
Device containing 192 Registers, 64 Universal I/O pins,
eight Dedicated Input pins, four Dedicated Clock Input
pins and a Global Routing Pool (GRP). The GRP
provides complete interconnectivity between all of these
elements. The ispLSI 1032E device offers 5V non-vola-
tile in-system programmability of the logic, as well as the
interconnects to provide truly reconfigurable systems. A
functional superset of the ispLSI 1032 architecture, the
ispLSI 1032E device adds two new global output enable
pins.
The basic unit of logic on the ispLSI 1032E device is the
Generic Logic Block (GLB). The GLBs are labeled A0,
A1…D7 (see Figure 1). There are a total of 32 GLBs in the
ispLSI 1032E device. Each GLB has 18 inputs, a pro-
grammable AND/OR/Exclusive OR array, and four outputs
which can be configured to be either combinatorial or
registered. Inputs to the GLB come from the GRP and
dedicated inputs. All of the GLB outputs are brought back
into the GRP so that they can be connected to the inputs
of any GLB on the device.
— Flexible Pin Placement
— Optimized Global Routing Pool Provides Global
Interconnectivity
— Lead-Free Package Options
U
Copyright © 2006 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject
to change without notice.
SE
is
pL
S
— Programmable Output Slew Rate Control to
Minimize Switching Noise
I1
— Synchronous and Asynchronous Clocks
A
FO
R
N
Description
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.
Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com
1032e_09
1
IG
C3
C2
C1
C0
Logic
Array
C5
GLB
C4
CLK
N
August 2006
— Wide Input Gating for Fast Counters, State
Machines, Address Decoders, etc.
Output Routing Pool
A1
C6
S
About PWM dimming technology
[i=s]This post was last edited by qwqwqw2088 on 2015-10-27 00:00[/i] [p=24, null, left][color=rgb(51, 51, 51)][font=微软雅黑, Tahoma,]Whether the LED is driven via a buck, boost, buck/boost or linear regu...
qwqwqw2088 Analogue and Mixed Signal
FPGA Verification
FPGA PrototypingPCI Express (4-lane) bus logic verification system, supports 2 to 4 Altera Stratix3/Stratix4 FPGAs -EP3SL200/340 -4, -3, -2 (low to high) -EP4SE530/820 -4, -3, -2 (low to high) -PCIe G...
zx_lx FPGA/CPLD
Complete audio and video solution for HDTV
[i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:00[/i] Complete audio and video solutions for HDTV[b]Audio solutions[/b] However, in today's era of energy conservation, governments ar...
maker Mobile and portable
Chip information query
Does anyone know a website with Chinese information on IC chips?...
自由达人 PCB Design
Liaoning Province Electric Competition Award-winning Works - Firefighting Flying Vehicle
[color=#333333][size=14px][size=10.5pt]1 System Solution[/size][/size][align=left][size=10.5pt][size=10.5pt]1.1 Demonstration and Selection of Master Control[/size][/size][align=left][size=10.5pt][siz...
sigma Electronics Design Contest
How does the Linux driver automatically create nodes?
I added the driver to the kernel compilation and then burned it to the board. I found that the node could not be created automatically and I had to enter the mknod command manually. Please tell me how...
keye200 Linux and Android

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 597  22  955  2393  1095  13  1  20  49  23 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号