AT25PE40-MHN-Y datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> Memory IC> NOR flash memory> AT25PE40-MHN-Y

AT25PE40-MHN-Y: DescriptionNOR Flash 4Mb 1.65V-3.6V SPI 85MHz IND TEMP; Categorysemiconductor Memory IC NOR flash memory; File Size1MB，63 Pages; ManufacturerAdesto Technologies; Environmental Compliance

Download Datasheet Parametric Compare View All

AT25PE40-MHN-Y Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	AT25PE40-MHN-Y	-	-	View	Buy Now

AT25PE40-MHN-Y Overview

NOR Flash 4Mb 1.65V-3.6V SPI 85MHz IND TEMP

AT25PE40-MHN-Y Parametric

Parameter Name	Attribute value
Maker	Adesto Technologies
Product Category	NOR flash memory
Installation style	SMD/SMT
Package/box	UDFN-8
series	AT25PE40
storage	4 Mbit
maximum clock frequency	85 MHz
Interface Type	SPI
organize	512 k x 8
Data bus width	8 bit
Supply voltage - min.	1.65 V
Supply voltage - max.	3.6 V
Supply current—max.	16 mA
Minimum operating temperature	- 40 C
Maximum operating temperature	+ 85 C
Encapsulation	Tray
storage type	Non-Volatile
speed	85 MHz
Factory packaging quantity	570

Preview

Download Datasheet

View All

AT25PE40

4-Mbit DataFlash-L

Page Erase Serial Flash Memory

DATASHEET

Features

Single 1.65V - 3.6V supply

Serial Peripheral Interface (SPI) compatible

Supports SPI modes 0 and 3

Supports RapidS

™

operation

Continuous read capability through entire array

Up to 85MHz

Low-power read option up to 15 MHz

Clock-to-output time (t

) of 6ns maximum

User configurable page size

256 bytes per page (default)

264 bytes per page (customer selectable option)

Two fully independent SRAM data buffers (256/264 bytes)

Allows receiving data while reprogramming the main memory array

Flexible programming options

Byte/Page Program (1 to 256/264 bytes) directly into main memory

Buffer Write

Buffer to Main Memory Page Program

Single Command Page Read-Modify-Write Option

Flexible erase options

Page Erase (256/264 bytes)

Block Erase (2KB)

Sector Erase (64KB)

Chip Erase (4-Mbits)

128-byte Security Register

128 bytes factory programmed with a unique identifier

Hardware and software controlled reset options

JEDEC Standard Manufacturer and Device ID Read

Low-power dissipation

300nA Ultra-Deep Power-Down current (typical)

5µA Deep Power-Down current (typical)

25µA Standby current (typical)

7mA Active Read current (typical)

Endurance: 100,000 program/erase cycles per page minimum

Data retention: 20 years

Complies with full industrial temperature range

Green (Pb/Halide-free/RoHS compliant) packaging options

8-lead SOIC (0.150" wide and 0.208" wide)

8-pad Ultra-thin DFN (5 x 6 x 0.6mm)

DS-25PE40-142C––8/2018

Description

The AT25PE40 is a 1.65V minimum, serial-interface sequential access Flash memory ideally suited for a wide variety of

digital voice, image, program code, and data storage applications. The AT25PE40 also supports the RapidS serial

interface for applications requiring very high speed operation. Its 4,194,304 bits of memory are organized as 2,048 pages

of 256 bytes or 264 bytes each. In addition to the main memory, the AT25PE40 also contains two SRAM buffers of

256/264 bytes each. The buffers allow receiving of data while a page in the main memory is being reprogrammed.

Interleaving between both buffers can dramatically increase a system's ability to write a continuous data stream. In

addition, the SRAM buffers can be used as additional system scratch pad memory, and E

PROM emulation (bit or byte

alterability) can be easily handled with a self-contained three step read-modify-write operation.

Unlike conventional Flash memories that are accessed randomly with multiple address lines and a parallel interface, the

DataFlash-L

uses a serial interface to sequentially access its data. The simple sequential access dramatically reduces

active pin count, facilitates simplified hardware layout, increases system reliability, minimizes switching noise, and

reduces package size. The device is optimized for use in many commercial and industrial applications where

high-density, low-pin count, low-voltage, and low-power are essential.

To allow for simple in-system re-programmability, the AT25PE40 does not require high input voltages for programming.

The device operates from a single 1.65V to 3.6V power supply for the erase and program and read operations. The

AT25PE40 is enabled through the Chip Select pin (CS) and accessed via a 3-wire interface consisting of the Serial Input

(SI), Serial Output (SO), and the Serial Clock (SCK).

All programming and erase cycles are self-timed.

Pin Configurations and Pinouts

Figure 1-1. Pinouts

8-lead SOIC

Top View

GND

Vcc

RESET

SCK

8-pad UDFN

Top View

(through package)

GND

Vcc

RESET

SCK

Note:

The metal pad on the bottom of the UDFN package is not internally connected to a voltage potential.

This pad can be a “no connect” or connected to GND.

AT25PE40

DS-25PE40-142C–8/2018

Table 1-1.

Pin Configurations

Asserted

State

Symbol

Name and Function

Chip Select:

Asserting the CS pin selects the device. When the CS pin is deasserted, the

device will be deselected and normally be placed in the standby mode (not Deep Power-Down

mode) and the output pin (SO) will be in a high-impedance state. When the device is

deselected, data will not be accepted on the input pin (SI).

A high-to-low transition on the CS pin is required to start an operation and a low-to-high

transition is required to end an operation. When ending an internally self-timed operation such

as a program or erase cycle, the device will not enter the standby mode until the completion of

the operation.

Serial Clock:

This pin is used to provide a clock to the device and is used to control the flow of

data to and from the device. Command, address, and input data present on the SI pin is

always latched on the rising edge of SCK, while output data on the SO pin is always clocked

out on the falling edge of SCK.

Serial Input:

The SI pin is used to shift data into the device. The SI pin is used for all data input

including command and address sequences. Data on the SI pin is always latched on the rising

edge of SCK. Data present on the SI pin will be ignored whenever the device is deselected (CS

is deasserted).

Serial Output:

The SO pin is used to shift data out from the device. Data on the SO pin is

always clocked out on the falling edge of SCK. The SO pin will be in a high-impedance state

whenever the device is deselected (CS is deasserted).

Write Protect:

When the WP pin is asserted, all sectors specified for protection by the Sector

Protection Register will be protected against program and erase operations regardless of

whether the Enable Sector Protection command has been issued or not. The WP pin functions

independently of the software controlled protection method. After the WP pin goes low, the

contents of the Sector Protection Register cannot be modified.

Type

Low

Input

SCK

—

Input

—

Input

—

Output

If a program or erase command is issued to the device while the WP pin is asserted, the device

will simply ignore the command and perform no operation. The device will return to the idle

state once the CS pin has been deasserted.

The WP pin is internally pulled-high and may be left floating if hardware controlled protection

will not be used. However, it is recommended that the WP pin also be externally connected to

whenever possible.

Reset:

A low state on the reset pin (RESET) will terminate the operation in progress and reset

the internal state machine to an idle state. The device will remain in the reset condition as long

as a low level is present on the RESET pin. Normal operation can resume once the RESET pin

is brought back to a high level.

The device incorporates an internal power-on reset circuit, so there are no restrictions on the

RESET pin during power-on sequences. If this pin and feature is not utilized, then it is

recommended that the RESET pin be driven high externally.

Low

Input

RESET

Low

Input

GND

Device Power Supply:

The V

pin is used to supply the source voltage to the device.

Operations at invalid V

voltages may produce spurious results and should not be attempted.

Ground:

The ground reference for the power supply. GND should be connected to the system

ground.

—

Power

Ground

AT25PE40

DS-25PE40-142C–8/2018

AT25PE40-MHN-Y Related Products

	AT25PE40-MHN-Y	AT25PE40-SHN-B
Description	NOR Flash 4Mb 1.65V-3.6V SPI 85MHz IND TEMP	NOR Flash 4Mb 1.65V-3.6V SPI 85MHz IND TEMP
Maker	Adesto Technologies	Adesto Technologies
Product Category	NOR flash memory	NOR flash memory
Installation style	SMD/SMT	SMD/SMT
Package/box	UDFN-8	SOIC-8 Wide
series	AT25PE40	AT25PE40
storage	4 Mbit	4 Mbit
maximum clock frequency	85 MHz	85 MHz
Interface Type	SPI	SPI
organize	512 k x 8	512 k x 8
Data bus width	8 bit	8 bit
Supply voltage - min.	1.65 V	1.65 V
Supply voltage - max.	3.6 V	3.6 V
Supply current—max.	16 mA	16 mA
Minimum operating temperature	- 40 C	- 40 C
Maximum operating temperature	+ 85 C	+ 85 C
Encapsulation	Tray	Tube
storage type	Non-Volatile	Non-Volatile
speed	85 MHz	85 MHz
Factory packaging quantity	570	90

Recommended Resources

Internal structure of MC1411 series Darlington current driverc

Nickel cadmium battery charge controller ATC105 circuit 01

KA2309 (toy) radio remote control receiving control and regulating circuit

SCR AC voltage regulator circuit

Language filter circuit

Tube single-ended class A 300B amplifier

Ask: How to solve the relay interference 4013: I designed and made a control circuit, using 4013 to make a monostable and a bistable. The control signal triggers the monostable, the monostable triggers the bistable, and the bistable controls the r...; 老毒物 PCB Design

What is the advantage of AVR over 51?: I used to use 51, but I heard that AVR is fast and resistant to interference. Is that true? How is AVR better than 51?...; mydotnet 51mcu

Please help, there is a problem with deleting tasks: When ucos starts, it first creates a task 1, and then creates two tasks 2 and 3 in the task. When task 1 runs to the specified condition, it will request to delete 2 and 3 respectively. In tasks 2 and...; sfesdm Real-time operating system RTOS

Help! There is no folder dialog box under WINCE.: In VC, SHBrowseForFolder works, but it doesn't seem to work in WINCE. How do you solve this problem? In addition, why can the CFileDialog dialog box appear when I use it, but there is no file in it, a...; zllka Embedded System

Asking for advice: displacement detection: I want to make a motion sensor. If it is installed on a door or window, it can detect when the door or window is opened. The accuracy requirement is not high. I just want to detect whether the door or...; viseng Sensor

I'm going crazy. About the cache problem of vxworks for powerpc: I am using a powerpc mpc860. The operating system is vxworks. I want to disable the cache function. Should I just undef user_i_cache_enable and undef user_d_cache_enable in confih.h? This is where my ...; eagletie Real-time operating system RTOS

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components