GS8673ED18BGK-550S datasheet, PDF

Datasheet> All Categories > semiconductor> Memory IC> Static random access memory> GS8673ED18BGK-550S

GS8673ED18BGK-550S: DescriptionStatic random access memory 1.2/1.5V 4M x 18 72M; Categorysemiconductor Memory IC Static random access memory; File Size179KB，25 Pages; ManufacturerGSI Technology; Websitehttp://www.gsitechnology.com/; Environmental Compliance

Download Datasheet Parametric View All

GS8673ED18BGK-550S Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	GS8673ED18BGK-550S	-	-	View	Buy Now

GS8673ED18BGK-550S Overview

Static random access memory 1.2/1.5V 4M x 18 72M

GS8673ED18BGK-550S Parametric

Parameter Name	Attribute value
Maker	GSI Technology
Product Category	static random access memory
storage	72 Mbit
organize	4 M x 18
maximum clock frequency	550 MHz
Interface Type	Parallel
Supply voltage - max.	1.4 V
Supply voltage - min.	1.3 V
Supply current—max.	1.93 A
Minimum operating temperature	0 C
Maximum operating temperature	+ 85 C
Installation style	SMD/SMT
Package/box	BGA-260
Encapsulation	Tray
storage type	QDR-III
series	GS8673ED18BGK
type	SigmaQuad-IIIe B4
Factory packaging quantity	8

Preview

Download Datasheet

View All

GS8673ED18/36BK-725S/625S/550S

260 Pin BGA

Commercial Temp

Industrial Temp

Features

• For use with GSI SRAM Port IP

• 2Mb x 36 and 4Mb x 18 organizations available

• 725 MHz maximum operating frequency

• 725 MT/s peak transaction rate (in millions per second)

• 104 Gb/s peak data bandwidth (in x36 devices)

• Separate I/O DDR Data Buses

• Non-multiplexed SDR Address Bus

• One operation - Read or Write - per clock cycle

• Burst of 4 Read and Write operations

• 3 cycle Read Latency

• On-chip ECC with virtually zero SER

• 1.35V core voltage

• 1.2V or 1.35V or 1.5V I/O interface (HSTL or SSTL)

• Configurable ODT (on-die termination)

• ZQ pin for programmable driver impedance

• ZT pin for programmable ODT impedance

• IEEE 1149.1 JTAG-compliant Boundary Scan

• 260 pin, 14 mm x 22 mm, 1 mm ball pitch BGA package

–K: 5/6 RoHS-compliant package

–GK: 6/6 RoHS-compliant package

72Mb SigmaQuad-IIIe™

Burst of 4 ECCRAM™

Up to 725 MHz

1.35V V

1.2V or 1.35V or 1.5V V

DDQ

Clocking and Addressing Schemes

The GS8673ED18/36BK SigmaQuad-IIIe ECCRAMs are

synchronous devices. They employ three pairs of positive and

negative input clocks; one pair of master clocks, CK and CK,

and two pairs of write data clocks, KD[1:0] and KD[1:0]. All

six input clocks are single-ended; that is, each is received by a

dedicated input buffer.

CK and CK are used to latch address and control inputs, and to

control all output timing. KD[1:0] and KD[1:0] are used solely

to latch data inputs.

Each internal read and write operation in a SigmaQuad-IIIe B4

ECCRAM is four times wider than the device I/O bus. An

input data bus de-multiplexer is used to accumulate incoming

data before it is simultaneously written to the memory array.

An output data multiplexer is used to capture the data produced

from a single memory array read and then route it to the

appropriate output drivers as needed. Therefore, the address

field of a SigmaQuad-IIIe B4 ECCRAM is always two address

pins less than the advertised index depth (e.g. the 4M x 18 has

1M addressable index).

SigmaQuad-IIIe™ Family Overview

SigmaQuad-IIIe ECCRAMs are the Separate I/O half of the

SigmaQuad-IIIe/SigmaDDR-IIIe family of high performance

ECCRAMs. Although very similar to GSI's second generation

of networking SRAMs (the SigmaQuad-II/SigmaDDR-II

family), these third generation devices offer several new

features that help enable significantly higher performance.

On-Chip ECC

GSI's ECCRAMs implement an ECC algorithm that detects

and corrects all single-bit memory errors, including those

induced by SER events such as cosmic rays, alpha particles,

etc. The resulting Soft Error Rate of these devices is

anticipated to be <0.002 FITs/Mb — a 5-order-of-magnitude

improvement over comparable SRAMs with no on-chip ECC,

which typically have an SER of 200 FITs/Mb or more.

All quoted SER values are at sea level in New York City.

Parameter Synopsis

Speed Grade

-725S

-625S

-550S

Max Operating Frequency

725 MHz

625 MHz

550 MHz

Read Latency

3 cycles

1.3V to 1.4V

Rev: 1.04 6/2015

1/25

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

Recommended Resources

Various DA converters with simple structure c

555 crystal diode and transistor quality detector circuit

NTSC signal generator circuit

Photoelectric sensing three-phase protection circuit

Computer motherboard circuit diagram 430TX_18

Arduino mega 2560 connected to the computer prompts that it cannot be recognized and the device descriptor request failed: [p=30, 2, left][font=微软雅黑][size=4]Arduino mega 2560 board connected to Lenovo Win10 system, it worked fine a few days ago, but the day before yesterday, the computer suddenly shut down while debugging...; DevilMayCry Microchip MCU

【DUANG】1.5-inch LCD driver for MSP430fr5969: [i=s]This post was last edited by Zengin on 2015-3-1 19:22[/i] [color=#000][font=Arial, SimSun]Actually, when I first heard about posting, I refused, because, you can't let me post, I will post immedi...; 曾经in Microcontroller MCU

I bought an Adata FP2, using the LTT S500+UT176 solution. Could anyone provide me with an SDK package?: I bought an Adata FP2, which uses the LTT S500+UT176 solution. Since the built-in program interface is too poor, I want to rewrite one, but I can't find the corresponding SDK package online. I contact...; didi111 Embedded System

GD32E230F4 uses hardware IIC+DMA to read and write 24C04: A FirstAs we all know, ST prices have risen sharply and the unit material costs are also frequently in crisis. There have been rumors online about what a perfect replacement is that can be used direct...; 火辣西米秀 Domestic Chip Exchange

Please advise: I am a student of automation and want to work in embedded system development in the future. Is it useful to learn VC++?...; haiyaofa280 Embedded System

Bluetooth driver problem under WINCE5.0: The Bluetooth module used is a UART interface, and the generated system is required to include a Bluetooth driver. The Bluetooth device can be managed using the BLUETOOTH device properties in the cont...; bailicai Embedded System

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components