EEWORLDEEWORLDEEWORLD

Part Number

Search

GS81302Q19GE-250I

Description
Static random access memory 1.8 or 1.5V 8M x 18 144M
Categorystorage    storage   
File Size2MB,29 Pages
ManufacturerGSI Technology
Websitehttp://www.gsitechnology.com/
Environmental Compliance
Download Datasheet Parametric View All

GS81302Q19GE-250I Online Shopping

Suppliers Part Number Price MOQ In stock  
GS81302Q19GE-250I - - View Buy Now

GS81302Q19GE-250I Overview

Static random access memory 1.8 or 1.5V 8M x 18 144M

GS81302Q19GE-250I Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerGSI Technology
Parts packaging codeBGA
package instructionLBGA,
Contacts165
Reach Compliance Codecompliant
ECCN code3A991.B.2.B
Factory Lead Time12 weeks
Maximum access time0.45 ns
Other featuresPIPELINED ARCHITECTURE
JESD-30 codeR-PBGA-B165
JESD-609 codee1
length17 mm
memory density150994944 bit
Memory IC TypeQDR SRAM
memory width18
Humidity sensitivity level3
Number of functions1
Number of terminals165
word count8388608 words
character code8000000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize8MX18
Package body materialPLASTIC/EPOXY
encapsulated codeLBGA
Package shapeRECTANGULAR
Package formGRID ARRAY, LOW PROFILE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Maximum seat height1.5 mm
Maximum supply voltage (Vsup)1.9 V
Minimum supply voltage (Vsup)1.7 V
Nominal supply voltage (Vsup)1.8 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Silver/Copper (Sn/Ag/Cu)
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
width15 mm
GS81302Q07/10/19/37E-318/300/250/200
165-Bump BGA
Commercial Temp
Industrial Temp
Features
• 2.0 clock Latency
• Simultaneous Read and Write SigmaQuad™ Interface
• JEDEC-standard pinout and package
• Dual Double Data Rate interface
• Byte Write controls sampled at data-in time
• On-Die Termination (ODT) on Data (D), Byte Write (BW),
and Clock (K, K) inputs
• Burst of 2 Read and Write
• 1.8 V +100/–100 mV core power supply
• 1.5 V or 1.8 V HSTL Interface
• Pipelined read operation
• Fully coherent read and write pipelines
• ZQ pin for programmable output drive strength
• Data Valid Pin (QVLD) Support
• IEEE 1149.1 JTAG-compliant Boundary Scan
• 165-bump, 15 mm x 17 mm, 1 mm bump pitch BGA package
• RoHS-compliant 165-bump BGA package available
144Mb SigmaQuad-II+
TM
Burst of 2 SRAM
318 MHz–200 MHz
1.8 V V
DD
1.8 V and 1.5 V I/O
are just one element in a family of low power, low voltage
HSTL I/O SRAMs designed to operate at the speeds needed to
implement economical high performance networking systems.
Clocking and Addressing Schemes
The GS81302Q07/10/19/37E SigmaQuad-II+ SRAMs are
synchronous devices. They employ two input register clock
inputs, K and K. K and K are independent single-ended clock
inputs, not differential inputs to a single differential clock input
buffer.
Each internal read and write operation in a SigmaQuad-II+ B2
RAM is two times wider than the device I/O bus. An input data
bus de-multiplexer is used to accumulate incoming data before
it is simultaneously written to the memory array. An output
data multiplexer is used to capture the data produced from a
single memory array read and then route it to the appropriate
output drivers as needed. Therefore the address field of a
SigmaQuad-II+ B2 RAM is always one address pin less than
the advertised index depth (e.g., the 16M x 8 has an 8M
addressable index).
SigmaQuad™ Family Overview
The GS81302Q07/10/19/37E are built in compliance with the
SigmaQuad-II+ SRAM pinout standard for Separate I/O
synchronous SRAMs. They are 150,994,944-bit (144Mb)
SRAMs. The GS81302Q07/10/19/37E SigmaQuad SRAMs
Parameter Synopsis
-318
tKHKH
tKHQV
3.145 ns
0.45 ns
-300
3.3 ns
0.45 ns
-250
4.0 ns
0.45 ns
-200
5.0 ns
0.45 ns
Rev: 1.02f 8/2017
1/28
© 2010, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
10-year-old girl learns MSP430 microcontroller and becomes an "engineer" in three months
Seeing this, I feel ashamed. I post this for everyone to see. On August 5, 2008, Lierda Technology Co., Ltd. organized the sixth MSP430 microcontroller technology training class for new employees. Amo...
651076842 Talking
WinCE and tcpmp
I recently want to port the downloaded ffmpege to wince5.0 and wince6.0. The tool I chose is 2005. Now I have the following questions: 1. Can I use tcpmp AP to test ffmpege? If so, do I need to make t...
benson Embedded System
MSP430 two-in-one digital tube countdown
#include#define uchar unsignedchar #define uintunsignedint uchar const led_tab[]={ 0x3f,0x06,0x5b,0x4f,0x66,0x6d,0x7d,0x07, 0x7f,0x6f}; uchar key; voiddelayus(uintt) {uinti;while(t--)for(i=2000;i0;i--...
千万额 Microcontroller MCU
100 Questions on PCB Design Skills
There is a lot of content, so please take your time to read it....
ly6277895 PCB Design
Can the position of DROPDOWN be moved while the program is running?
Can I move the position of DROPDOWN while the program is running? Thank you!...
chenbingjy Real-time operating system RTOS
Let's look at two printf statements
Below are two very short programs. The only difference is the parameters of the printf statement. However, their output effects are completely different. Because the program is very simple, I will kee...
辛昕 Programming Basics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2784  2693  2529  1178  113  57  55  51  24  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号