S70FS01GSAGBHI213 datasheet, PDF

Datasheet> All Categories > semiconductor> Memory IC> NOR flash memory> S70FS01GSAGBHI213

S70FS01GSAGBHI213: DescriptionNOR Flash IC 1 Gb FLASH MEMORY; Categorysemiconductor Memory IC NOR flash memory; File Size1MB，141 Pages; ManufacturerCypress Semiconductor; Environmental Compliance

Download Datasheet Parametric Compare View All

S70FS01GSAGBHI213 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	S70FS01GSAGBHI213	-	-	View	Buy Now

S70FS01GSAGBHI213 Overview

NOR Flash IC 1 Gb FLASH MEMORY

S70FS01GSAGBHI213 Parametric

Parameter Name	Attribute value
Maker	Cypress Semiconductor
Product Category	NOR flash memory
series	S70FS01GS
Encapsulation	Reel
humidity sensitivity	Yes
Factory packaging quantity	2500

Preview

Download Datasheet

View All

S70FS01GS

1-Gb (128 MB), 1.8 V FS-S Flash

Features

■

SPI with Multi-I/O

❐

SPI Clock polarity and phase modes 0 and 3

❐

DDR

❐

Extended Addressing: 24- or 32-bit address options

❐

Serial Command subset and footprint compatible with

S25FL1-K, S25FL-P, and S25FL-S SPI families

❐

Multi I/O Command subset and footprint compatible with

S25FL-P, S25FL1-K, and S25FL-S SPI families

Read

❐

Commands: Normal, Fast, Dual I/O, Quad I/O, DDR Quad I/O

❐

Modes: Burst Wrap, Quad Peripheral Interface (QPI)

❐

Serial Flash Discoverable Parameters (SFDP) and Common

Flash Interface (CFI), for configuration information.

Program

❐

256 or 512 Bytes Page Programming buffer

❐

Program suspend and resume

❐

Automatic Error Correcting Code (ECC) – internal hardware

ECC with single bit error correction

Erase

❐

Hybrid sector option

• Physical set of eight 4 KB sectors and one 224 KB sector

at the top or bottom of address space with all remaining

sectors of 256 KB

❐

Uniform sector option

• Physical uniform 256 KB blocks

❐

Erase suspend and resume

❐

Erase status evaluation

❐

100,000 Program-Erase Cycles on any sector, minimum

❐

20 year data retention, minimum

■

Security Features

❐

OTP array of 1024 Bytes

❐

Block Protection:

• Status Register bits to control protection against program

or erase of a contiguous range of sectors.

• Hardware and software control options

❐

Advanced Sector Protection (ASP)

• Individual sector protection controlled by boot code or

password

• Option for password control of read access

Technology



❐

Cypress 65 nm MirrorBit Technology with Eclipse Architec-

ture

Single Supply Voltage with CMOS I/O

❐

1.7V to 2.0V

Temperature Range

❐

Industrial (40 °C to +85 °C)

❐

Industrial Plus (40 °C to +105 °C)

❐

Automotive, AEC-Q100 Grade 3 (40 °C to +85 °C)

❐

Automotive, AEC-Q100 Grade 2 (40 °C to +105 °C)

❐

Automotive, AEC-Q100 Grade 1 (40 °C to +125 °C)

Packages (all Pb-free)

❐

16-lead SOIC 300 mil

❐

BGA-24 6



8 mm

• 5



5 ball footprint

■

Cypress Semiconductor Corporation

Document Number: 002-03833 Rev. *D

•

198 Champion Court

•

San Jose

CA 95134-1709

•

408-943-2600

Revised May 23, 2018

S70FS01GS

Table 1. Cypress SPI Families Comparison

(Continued)

Parameter

OTP

Advanced Sector Protection

Auto Boot Mode

Erase Suspend/Resume

Program Suspend/Resume

Operating Temperature

FS-S

1024B

Yes

-40°C to +85°C / +105°C / +125°C

FL-S

1024B

Yes

-40°C to +85°C / +105°C

Notes

1. Only 128Mb/256Mb density FL-S devices have 4 KB parameter sector option.

2. 512Mb/1Gb FL-S devices support 256 KB sector only.

3. Refer to individual datasheets for further details.

1.2.2 Known Differences from Prior Generations

1.2.2.1

Error Reporting

The FS-S and FL-S families have error reporting status bits for program and erase operations. These can be set when there is an

internal failure to program or erase, or when there is an attempt to program or erase a protected sector. In these cases the program

or erase operation did not complete as requested by the command. The P_ERR or E_ERR bits and the WIP bit will be set to and

remain 1 in SR1V. The clear status register command must be sent to clear the errors and return the device to standby state.

1.2.2.2

Secure Silicon Region (OTP)

The FS-S size and format (address map) of the One Time Program area is different from FL-K and FL-P generations. The method

for protecting each portion of the OTP area is different. For additional details see

Section 8.1 Secure Silicon Region (OTP)

on page 60.

1.2.2.3

Configuration Register Freeze Bit

The configuration register-1 Freeze Bit CR1V[0], locks the state of the Block Protection bits (SR1NV[4:2] & SR1V[4:2]), TBPARM_O

bit (CR1NV[2]), and TBPROT_O bit (CR1NV[5]), as in prior generations. In the FS-S and FL-S families the Freeze Bit also locks the

state of the configuration register-1 BPNV_O bit (CR1NV[3]), and the Secure Silicon Region (OTP) area.

1.2.2.4

Sector Erase Commands

The command for erasing a 4 KB sector is supported only for use on 4 KB parameter sectors at the top or bottom of the FS-S device

address space.

The command for erasing an 8 KB area (two 4 KB sectors) is not supported.

The command for erasing a 32 KB area (eight 4 KB sectors) is not supported.

1.2.2.5

Deep Power Down (DPD)

The DPD function is supported in the FS-S family devices.

1.2.2.6

WRR Single Register Write

In some legacy SPI devices, a Write Registers (WRR) command with only one data byte would update Status Register 1 and clear

some bits in Configuration Register 1, including the Quad Mode bit. This could result in unintended exit from Quad Mode. The FS-S

Family only updates Status Register 1 when a single data byte is provided. The Configuration Register 1 is not modified in this case.

1.2.2.7

Hold Input Not Supported

In some legacy SPI devices, the IO3 input has an alternate function as a HOLD# input used to pause information transfer without

stopping the serial clock. This function is not supported in the FS-S family.

Document Number: 002-03833 Rev. *D

Page 5 of 140

S70FS01GSAGBHI213 Related Products

	S70FS01GSAGBHI213	S70FS01GSDSBHM213	S70FS01GSDSBHB210	S70FS01GSDSMFI010	S70FS01GSAGBHB213	S70FS01GSAGBHM210	S70FS01GSAGMFV011
Description	NOR Flash IC 1 Gb FLASH MEMORY	NOR FlashNor	NOR FlashNor	NOR FlashNor	NOR Flash IC 1 Gb FLASHMEM	NOR FlashNor	NOR Flash NOR
Maker	Cypress Semiconductor	Cypress Semiconductor	Cypress Semiconductor	Cypress Semiconductor	Cypress Semiconductor	Cypress Semiconductor	Cypress Semiconductor
Product Category	NOR flash memory	NOR flash memory	NOR flash memory	NOR flash memory	NOR flash memory	NOR flash memory	NOR flash memory
series	S70FS01GS	S70FS01GS	S70FS01GS	S70FS01GS	S70FS01GS	S70FS01GS	S70FS01GS
Encapsulation	Reel	Reel	Tray	Tray	Reel	Tray	Tube
Factory packaging quantity	2500	2500	338	240	2500	338	47
storage type	-	NOR	NOR	NOR	-	-	NOR

Recommended Resources

Fully automatic washing machine circuit household appliance circuit

Using photoelectric thyristor as overvoltage protection circuit

Motor rotor cyclone lathe (C630 lathe modification) electrical circuit

555 diesel generator set automatic power generation control device (2)

BG602 high output voltage integrated regulated power supply with zero potential raised

Single-phase shaded pole motor commutation circuit

Allwinner V853 heterogeneous core impression: Allwinner released a V853 heterogeneous core ARM cortex-A7 + RISC-V, which feels strange. Other companies' cores are generally ARM Ax+M+ structures, or FPGA+ARM architectures. Why did Allwinner releas...; bigbat Domestic Chip Exchange

TI Sitara Entry Training Notes 1-AM335X Overview: [b]TISitara[/b][b]Introduction Training Notes 1[/b] [b]AM335X[/b][b]Overview[/b]I wrote it word for word. I missed the trial of the bone board last time, so I decided to work hard this time, listen ca...; shower.xu DSP and ARM Processors

Change of input signal and power direction: I am currently working on a TTL, RS232, and RS422 level conversion circuit, and the chips used are MAX232 and MAX422. CD4060 generates a 1kHz signal to simulate a TTL signal, which is input to pin 11 ...; coney Analog electronics

[For the sake of visibility] Regarding the problem of file mapping!!!: [code] m_hFile = CreateFileForMapping(wcsBuf/*file address*/, GENERIC_READ, FILE_SHARE_READ, NULL, OPEN_EXISTING, FILE_ATTRIBUTE_NORMAL |FILE_FLAG_RANDOM_ACCESS,0); if (m_hFile == INVALID_HANDLE_VALUE...; PWP1013 Embedded System

【Design Tools】APTIX Launches IP Verification Tool Combining Altera FPGA Technology: Aptix, a supplier of silicon prototyping tools and platforms for embedded system-on-chips, has announced the upcoming release of Pathfinder IP Validation Station, an IP verification tool that combines...; hangsky FPGA/CPLD

Application of Temperature Sensor in Laptop Computer: As computer performance continues to improve, more and more functions are integrated into computers. Therefore, the amount of data processed by computers is increasing day by day, and these data inclu...; feifei Test/Measurement

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components