EEWORLDEEWORLDEEWORLD

Part Number

Search

8SLVD1212ANLGI8

Description
Clock Driver and Distribution
Categorysemiconductor    The clock and timer IC    The clock drive and distribution   
File Size653KB,20 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Environmental Compliance
Download Datasheet Parametric Compare View All

8SLVD1212ANLGI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
8SLVD1212ANLGI8 - - View Buy Now

8SLVD1212ANLGI8 Overview

Clock Driver and Distribution

8SLVD1212ANLGI8 Parametric

Parameter NameAttribute value
MakerIDT (Integrated Device Technology, Inc.)
Product CategoryClock driver and distribution
series8SLVD1212
multiplication/division factors1:12
Output typeLVDS
Supply voltage - max.2.625 V
Supply voltage - min.2.375 V
Minimum operating temperature- 40 C
Maximum operating temperature+ 85 C
Installation styleSMD/SMT
Package/boxVFQFN-40
EncapsulationReel
input typeCML, LVDS, LVPECL
productClock Drivers
typeFanout Buffer
Working power current184 mA
Factory packaging quantity5000
1:12, LVDS Output Fanout Buffer
8SLVD1212
Datasheet
Description
The 8SLVD1212 is a high-performance differential LVDS fanout
buffer. The device is designed for the fanout of high-frequency,
very low additive phase-noise clock and data signals.
The 8SLVD1212 is characterized to operate from a 2.5V power
supply. Guaranteed output-to-output and part-to-part skew
characteristics make the device ideal for clock distribution
applications that demand well-defined performance and
repeatability.
Two selectable differential inputs and twelve low skew outputs are
available. The integrated bias voltage reference enables easy
interfacing of single-ended signals to the device inputs.
The 8SLVD1212 is optimized for low power consumption and low
additive phase noise.
Features
Twelve low skew, low additive jitter LVDS output pairs
Two selectable, differential clock input pairs
Differential PCLK, nPCLK pairs can accept the following
differential input levels: LVDS, LVPECL, CML
Maximum input clock frequency: 2GHz (maximum)
LVCMOS/LVTTL interface levels for the control input select
pins
Output skew: 40ps (maximum)
Propagation delay: 310ps (typical)
Low additive phase jitter, RMS; f
REF
= 156.25MHz,
10kHz to 20MHz: 77fs (typical)
Device current consumption (I
DD
): 213mA (maximum)
2.5V supply voltage
Lead-free (RoHS 6), 6

6 mm, 40-VFQFN packaging
-40°C to 85°C ambient operating temperature
Block Diagram
8SLVD1212
V
REF0
Voltage
Reference
Q0
nQ0
Q1
nQ1
Q2
nQ2
Q3
nQ3
GND
f
REF
V
DD
V
DD
PCLK0
nPCLK0
Q4
nQ4
Q5
nQ5
Q6
nQ6
PCLK1
nPCLK1
GND
V
DD
Q7
nQ7
Q8
nQ8
Q9
nQ9
Q10
nQ10
Q11
nQ11
SEL
GND
V
REF1
Voltage
Reference
©2017 Integrated Device Technology, Inc.
1
December 22, 2017

8SLVD1212ANLGI8 Related Products

8SLVD1212ANLGI8 8SLVD1212ANLGI
Description Clock Driver and Distribution Clock Driver and Distribution
Maker IDT (Integrated Device Technology, Inc.) IDT (Integrated Device Technology, Inc.)
Product Category Clock driver and distribution Clock driver and distribution
series 8SLVD1212 8SLVD1212
multiplication/division factors 1:12 1:12
Output type LVDS LVDS
Supply voltage - max. 2.625 V 2.625 V
Supply voltage - min. 2.375 V 2.375 V
Minimum operating temperature - 40 C - 40 C
Maximum operating temperature + 85 C + 85 C
Installation style SMD/SMT SMD/SMT
Package/box VFQFN-40 VFQFN-40
Encapsulation Reel Tray
input type CML, LVDS, LVPECL CML, LVDS, LVPECL
product Clock Drivers Clock Drivers
type Fanout Buffer Fanout Buffer
Working power current 184 mA 184 mA
Factory packaging quantity 5000 490
How to compile DSP assembly or linear assembly program in Linux environment?
In the file /packages/config.bld under the Codec Engine installation path,add the following line after var C64P = xdc.useModule('ti.targets.C64P');C64P.extensions[".sa"] = {suf: ".sa", typ: "asm:-fl"}...
灞波儿奔 DSP and ARM Processors
Capacitors in circuits,,,,,
[i=s] This post was last edited by qwqwqw2088 on 2019-3-11 09:26 [/i] [size=4]1 Filter capacitor: It is connected between the positive and negative poles of the DC voltage to filter out the unwanted A...
qwqwqw2088 Analogue and Mixed Signal
Favorite M7--STM32F769I-DISCO Review-SAI (IV)
[i=s]This post was last edited by okwh on 2017-1-5 13:48[/i] [align=left]This is the last post in this series, focusing on SAI (Serial audio interface).[/align] [align=left][size=3][b]Preface[/b][/siz...
okwh stm32/stm8
[MSP430F5529 Review] 2. UART Serial Communication
[i=s]This post was last edited by wuguangtao on 2020-10-27 22:17[/i] # MSP430F5529LP UART serial communication test Since energia is easy to use and test, in this article we will use it to test the se...
wuguangtao Microcontroller MCU
Super large capacitor, to ensure you don't come in vain
Very good capacitor, I hope you will think more before buying...
lopopo Discrete Device
Anti-static measures during LED packaging, transportation and storage
Packaging Electrostatic sensitive devices must be packed in antistatic packaging boxes or boxes before shipment. This packaging should be used to transport the device without generating static electri...
探路者 LED Zone

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1044  69  2557  433  2758  22  2  52  9  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号