EEWORLDEEWORLDEEWORLD

Part Number

Search

2-147736-7

Description
28 CONTACT(S), FEMALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT, RECEPTACLE
CategoryThe connector    The connector   
File Size180KB,2 Pages
ManufacturerTE Connectivity
Websitehttp://www.te.com
Download Datasheet Parametric View All

2-147736-7 Overview

28 CONTACT(S), FEMALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT, RECEPTACLE

2-147736-7 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Reach Compliance Codeunknow
ECCN codeEAR99
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationNOT SPECIFIED
Contact point genderFEMALE
Contact materialNOT SPECIFIED
DIN complianceNO
Filter functionNO
IEC complianceNO
MIL complianceNO
Mixed contactsNO
Installation methodSTRAIGHT
Installation typeBOARD
Number of rows loaded1
OptionsGENERAL PURPOSE
Terminal pitch2.54 mm
Termination typeSURFACE MOUNT
Total number of contacts28
Base Number Matches1
What should I do if I make a fool of myself in front of all the experts during the project acceptance?
I saw this yesterday and thought the idea of quitting my job was a bit radical. What would you do if it were you?...
王达业 Talking
Participate in TI classroom
[size=5][color=#0000ff]If you only have 2 courses when you attend the TI classroom, as shown below:You can join the course by the following method, click on my courseClick on the purchase courseThen t...
快乐人chen DSP and ARM Processors
Serious error occurred when porting CXImage to wince6.0
Problems when porting CXImage to wince6.0 After successful compilation, serious errors occurred during operation. I referred to the modification methods on the Internet and modified the stack Reserve ...
aigo Embedded System
What is the significance of suspend and resume of ehci port?
Same problem as above...
jb2680 Embedded System
IGBT half-bridge inverter EDM pulse power supply
IGBT half-bridge inverter EDM pulse power supply...
tonytong Power technology
FPGA
module miyue_19(clk,dout);input clk; output dout; reg dout; reg[3:0]dreg; reg din; always@(posedge clk) begin if(dreg==4'b0000) begin dreg<=4'b0001; end else begin din<=dreg[0]^dreg[3]; dreg<={din,dre...
r576r FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2197  2765  2716  739  2157  45  56  55  15  44 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号