EEWORLDEEWORLDEEWORLD

Part Number

Search

FTMH-140-02-L-DV

Description
Board-to-Board and Mezzanine Connectors 1.00 mm Surface Mount Micro Terminal Strip
CategoryThe connector    Surface plate and sandwich connector   
File Size1MB,3 Pages
ManufacturerSAMTEC
Websitehttp://www.samtec.com/
Environmental Compliance
Download Datasheet Parametric View All

FTMH-140-02-L-DV Online Shopping

Suppliers Part Number Price MOQ In stock  
FTMH-140-02-L-DV - - View Buy Now

FTMH-140-02-L-DV Overview

Board-to-Board and Mezzanine Connectors 1.00 mm Surface Mount Micro Terminal Strip

FTMH-140-02-L-DV Parametric

Parameter NameAttribute value
MakerSAMTEC
Product CategoryBoard-to-Board and Mezzanine Connectors
Shipping restrictionsMouser does not currently sell this product.
seriesFTMH
EncapsulationTube
Factory packaging quantity14
F-219
FTM–125–02–L–DV
FTMH–116–02–L–DV–P
EXTENDED LIFE
PRODUCT
HIGH MATING
CYCLES
10 YEAR MFG
WITH 30 µ" GOLD
FTMH–111–02–F–DV–ES–A
(1.00 mm) .0394"
SMT MICRO TERMINAL STRIPS
SPECIFICATIONS
For complete specifications and
recommended PCB layouts
see www.samtec.com?FTMH
or www.samtec.com?FTM
Insulator Material:
Black Liquid Crystal
Polymer
Terminal Material:
Phosphor Bronze
Current Rating (FTMH/CLM):
2.8 A per pin
(2 pins powered)
Operating Temp Range:
-55 °C to +125 °C
Plating:
Sn or Au over
50 µ" (1.27 µm) Ni
RoHS Compliant:
Yes
Mates with:
CLM, MLE
Optional
pick & place
pads
PROCESSING
Lead-Free Solderable:
Yes
-DV Lead Coplanarity:
(0.10 mm) .004" max
-DH Lead Coplanarity:
(0.10 mm) .004" max (05-25)
(0.15 mm) .006" max (26-50)*
*(.004" stencil solution
may be available; contact
IPG@samtec.com)
Surface
mount
Low profile
(1.79 mm)
.071"
TYPE
STRIP
1
NO. PINS
PER ROW
LEAD
STYLE
PLATING
OPTION
RECOGNITIONS
For complete scope of
recognitions see
www.samtec.com/quality
FILE NO. E111594
= SMT Micro
FTMH
FTM
= 05 thru 50
FTMH
FTM
= (1.91 mm) .075" Post
(Mates with MLE)
–02
–03
= Gold flash on post,
Matte Tin on tail
–F
–L
= Micro Low Profile
= 02 thru 50 (unshrouded)
= 05 thru 46 (shrouded)
= (1.65 mm) .065" Post
(Mates with CLM)
= 10 µ" (0.25 µm)
Gold on post, Matte Tin on tail
FTMH
ALSO AVAILABLE
(MOQ Required)
• End shrouds with
board locks
• Molded end shrouds for
05 through 08 positions
• Other platings
(3.17)
.125
02
No. of positions
x (1.00) .03937
OPTION
100
B
(1.57)
.062
(4.06)
.160
(5.49)
.216
– ES
– EC
– EP
(1.91)
.075
DIA
(4.32)
.170
(3.84)
.151
(3.10)
.122
(1.22)
.048
01
FTMH
No. of positions
x (1.00) .03937 +
B
99
FTMH
LEAD
STYLE
– 02
– 03
A
(1.91)
.075
(1.65)
.065
– ES OPTION
–EC OPTION
– EP OPTION
(0.30) .012 SQ TYP
(1.00)
.03937
A
(5.00)
.197
(0.69)
.027
(2.59)
.102
(0.64) .025
DIA
(3.18)
.125
X
(5.08)
.200
(3.18)
.125
A
(1.49)
.059
(5.21)
.205
(1.80)
.071
Note:
Some sizes, styles and
options are non-standard,
non-returnable.
Shrouded option removed for clarity
–P OPTION
–DV OPTION
–DH OPTION
–A OPTION
Due to technical progress, all designs, specifications and components are subject to change without notice.
All parts within this catalog are built to Samtec’s specifications.
Customer specific requirements must be approved by Samtec and identified in a Samtec customer-specific drawing to apply.
WWW.SAMTEC.COM
TI's new low-cost PCI Express x1 physical layer device XIO1100 enters volume production
Texas Instruments (TI) has announced that the new PCI Express x1 physical layer ( PHY ) device XIO1100 will be put into full production. XIO1100 can well meet the market demand for low-cost PCIe endpo...
amethyst Automotive Electronics
ADUCM360 ADUCM361 Minimum System Board Design Files
I recently drew a minimum system board for ADUCM36X, and I share the files here for those who need it. Schematic diagramPCB diagramSoldered physical diagramSchematic diagram of the connection through ...
littleshrimp ADI Reference Circuit
Received the prize from EEWORLD, thank you admin
I am very excited and wish EEWORLD further progress! :victory:...
jxb01033016 Talking
(LATTICE's CPLD device) How to constrain the internal frequency division signal to the global network?
The main clock used inside the CPLD is an asynchronous frequency-divided clock of the global clock pin input clock. How to constrain this clock to the global clock network, or how to call the BUFG pri...
danielzhoufeng FPGA/CPLD
Disassembly of Taiwan TES-1316 temperature meter with temperature recording function
This watch looks relatively new, but it has a problem. I tried to fix it but failed, so I took it apart to show you.This meter supports 2-way thermocouple input, 4600 data records, and USB/RS232 commu...
littleshrimp Test/Measurement
An IC design company in Hefei is recruiting talents (including fresh graduates)
Our company (an IC design company in Hefei) is looking to recruit the following personnel: 1. Senior Hardware Engineer: (5 people) Main Responsibilities: 1. Design, integration, debugging and maintena...
ANDY999 Recruitment

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1182  391  2112  2377  2599  24  8  43  48  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号