EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

6-1879212-6

Description
CPF 0402 10R5 0.1% 25PPM 1K RL
CategoryPassive components    The resistor   
File Size856KB,17 Pages
ManufacturerTE Connectivity
Websitehttp://www.te.com
Environmental Compliance
Download Datasheet Parametric View All

6-1879212-6 Online Shopping

Suppliers Part Number Price MOQ In stock  
6-1879212-6 - - View Buy Now

6-1879212-6 Overview

CPF 0402 10R5 0.1% 25PPM 1K RL

6-1879212-6 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
package instruction, 0402
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresPRECISION
Installation featuresSURFACE MOUNT
Number of terminals2
Package shapeRECTANGULAR PACKAGE
method of packingTR
Rated power dissipation(P)0.063 W
resistance10.5 Ω
Resistor typeFIXED RESISTOR
size code0402
surface mountYES
technologyTHIN FILM
Temperature Coefficient25 ppm/°C
Terminal shapeWRAPAROUND
Tolerance0.1%
Operating Voltage25 V
Base Number Matches1
【GD32-colibri-F350RX】+USART to realize serial data communication
In GD32F350, there are 2 USART serial ports, USART0 and USART1. USART0 has more powerful functions, while USART1 only implements part of the functions of USART0. Each serial port can implement hardwar...
anger0925 GD32 MCU
FPGA Design and Application Books
Free book downloads available...
eeleader FPGA/CPLD
Moderator: NVIC_SystemReset() does not reset the system
I am using STM32F103ZET6 and need to perform a system reset. However, after calling the function NVIC_SystemReset();, the CPU is not reset. What could be the reason?...
zhang67766 stm32/stm8
A5 RTL8188EU Guide
[b]MY-SAMA5 Linux-3.18 RTL8188EU Development Guide[/b][color=rgb(37, 37, 37)][font=sans-serif][size=0.875em] [size=13.3px][align=center][b]Directory[/b][size=12.502px] [[color=rgb(11, 0, 128)][url=htt...
明远智睿Lan Linux and Android
[FPGA Tips] How to calculate the delay level?
wFPGA latency is usually 50 % due to routing and 50% due to logic.wDon't forget the clock-to-output time ( tco , output time ) and the clock-to-setup time ( tsu , setup time ) -The logic delay level w...
eeleader FPGA/CPLD
DSP external SDRAM cannot write data, thank you
The board model is TMS320VC5509, and the hardware emulator is XDS510. When doing external SDRAM expansion, data cannot be written. Please help me solve it, thank you. The error message is as follows: ...
WGCH19890113 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1989  1180  1025  2835  2527  41  24  21  58  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号