531SB77M0000DGR datasheet, PDF

Datasheet> All Categories > oscillator> 531SB77M0000DGR

531SB77M0000DGR: DescriptionLVDS Output Clock Oscillator, 77MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531SB77M0000DGR Overview

LVDS Output Clock Oscillator, 77MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531SB77M0000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	77 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

One-way operation energy consumption braking circuit 8

LM internal circuit principle

Toy wireless remote control receiving circuit

MLX10803 application circuit

Simple infrared control music device circuit diagram

875p computer motherboard circuit diagram_027

Chapter 3 General GPIO Operation of MSP-EXP430F5529LP: I. Simple operation of general I/O Refer to MSP430X5XX datasheet.pdf 1.1 Introduction to I/O Features: l Multiple multiplexing and settings (i.e., whether to control input, output, whether to connect ...; shmily53 Microcontroller MCU

After FIR filtering, the number of points increases. How to select points to calculate RMS?: Assuming the number of sampling points is 16 and the number of filter coefficients is 17, the number of points after FIR digital filtering should be 16+17-1=32 points. I want to calculate the effectiv...; alice84 Embedded System

C language learning notes: [i=s]This post was last edited by dochance on 2015-3-24 22:04[/i] [size=6]GCC's processing process:[/size] [size=4]1. Preprocessing This stage is used to process all preprocessing instructions. [/size...; dochance Programming Basics

Implementation of soft subtitles in embedded systems (ARGB1555) Application of freetype: [i=s] This post was last edited by 37°Man on 2014-6-26 14:10[/i] [font=Microsoft YaHei][size=4]I haven't written notes for a long time, so I'll organize some information and share it with you[/size][/...; 37°男人 DSP and ARM Processors

Chuanglong Technology Allwinner A40i Development Board Review 3 Installation of Linux SDK and Lessons Learned: [i=s]This post was last edited by symic on 2022-10-30 00:01[/i]It has been a long time since the last trial. I mainly tried various methods to solve the problems mentioned last time. When I installed ...; symic Domestic Chip Exchange

White LED Packaging Technology: Different colors of φ5mm LEDs do not decay in the same way over time. The decay of φ5mm packaged LEDs at a current of 20mA is shown in the figure. The light output decay rate of red LEDs is slower tha...; 探路者 LED Zone

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components