530MC331M000DGR datasheet, PDF

Datasheet> All Categories > oscillator> 530MC331M000DGR

530MC331M000DGR: DescriptionLVPECL Output Clock Oscillator, 331MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530MC331M000DGR Overview

LVPECL Output Clock Oscillator, 331MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530MC331M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	331 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Multifunctional conductivity tester circuit

Youyi brand BCD-188 refrigerator circuit

STK1045 audio IC circuit diagram

Household carrier telephone circuit-c

Excitation control circuit during forward deceleration

TA7273P power amplifier circuit

Does anyone have the drivers for the XDS100 emulator?: Does anyone have the drivers for the XDS100 emulator?...; FPGA小牛 DSP and ARM Processors

The document issued by the Ministry of Industry and Information Technology is expected to drive new demand for new energy vehicle related testing instruments: [p=null, 2, left][font="][size=4][color=#000000]Recently, the Ministry of Industry and Information Technology issued the "Key Points for Standardization of New Energy Vehicles in 2019" (hereinafter re...; 仪商城 Automotive Electronics

Question: How to use the MSP430F5438A parallel port emulator: I am new to MSP430 and I am using a parallel port emulator. I changed the parallel port mode to EPP+ECP as described online, and set Debugger-》Driver to Fet-Debugger, and Fet debugger ->setup to LPT-I...; perseus Microcontroller MCU

DSP faces greater competition from general-purpose processors and FPGAs: In recent years, signal processing functions have become important in an increasing number of applications, from digital cameras to engine controllers. The rapid growth in signal processing needs has ...; ghughu DSP and ARM Processors

Can c51 implement 64-bit floating point operations? The error of float 32 bits is too large!: I need a relatively high precision to make a calculator function on a single-chip microcomputer. Float can only support 7-digit precision. Anything above 7 digits is rounded off. The error is too big!...; ngy922 Embedded System

Showing the WEBENCH design process + 9X3W LED power supply solution: [i=s]This post was last edited by olive888 on 2014-6-22 17:20[/i] [backcolor=rgb(255, 255, 255)][font=Arial, Helvetica, sans-serif, 宋体][size=12px][b]Background:[/b][/size][/font][/backcolor][backcolor...; olive888 Analogue and Mixed Signal

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components