EEWORLDEEWORLDEEWORLD

Part Number

Search

72291L20TFGI

Description
FIFO, 128KX9, 12ns, Synchronous, CMOS, PQFP64, GREEN, STQFP-64
Categorystorage   
File Size227KB,26 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance  
Download Datasheet Parametric Compare View All

72291L20TFGI Overview

FIFO, 128KX9, 12ns, Synchronous, CMOS, PQFP64, GREEN, STQFP-64

72291L20TFGI Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerIDT (Integrated Device Technology)
Parts packaging codeQFP
package instructionLFQFP, QFP64,.47SQ,20
Contacts64
Reach Compliance Codecompliant
ECCN codeEAR99
Is SamacsysN
Maximum access time12 ns
Other featuresRETRANSMIT; AUTO POWER DOWN; EASY EXPANDABLE IN DEPTH AND WIDTH
Maximum clock frequency (fCLK)50 MHz
period time20 ns
JESD-30 codeS-PQFP-G64
JESD-609 codee3
length10 mm
memory density1179648 bit
Memory IC TypeOTHER FIFO
memory width9
Humidity sensitivity level3
Number of functions1
Number of terminals64
word count131072 words
character code128000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize128KX9
ExportableYES
Package body materialPLASTIC/EPOXY
encapsulated codeLFQFP
Encapsulate equivalent codeQFP64,.47SQ,20
Package shapeSQUARE
Package formFLATPACK, LOW PROFILE, FINE PITCH
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)260
power supply5 V
Certification statusNot Qualified
Maximum seat height1.6 mm
Maximum standby current0.02 A
Maximum slew rate0.08 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceMatte Tin (Sn) - annealed
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature30
width10 mm
Base Number Matches1
CMOS SuperSync FIFO™
65,536 x 9
131,072 x 9
FEATURES:
IDT72281
IDT72291
Choose among the following memory organizations:
IDT72281
65,536 x 9
IDT72291
131,072 x 9
Pin-compatible with the IDT72261LA/72271LA SuperSync FIFOs
10ns read/write cycle time (6.5ns access time)
Fixed, low first word data latency time
Auto power down minimizes standby power consumption
Master Reset clears entire FIFO
Partial Reset clears data, but retains programmable
settings
Retransmit operation with fixed, low first word data
latency time
Empty, Full and Half-Full flags signal FIFO status
Programmable Almost-Empty and Almost-Full flags, each flag
can default to one of two preselected offsets
Program partial flags by either serial or parallel means
Select IDT Standard timing (using
EF
and
FF
flags) or First
Word Fall Through timing (using
OR
and
IR
flags)
Output enable puts data outputs into high impedance state
Easily expandable in depth and width
Independent Read and Write clocks (permit reading and writing
simultaneously)
Available in the 64-pin Thin Quad Flat Pack (TQFP) and the 64-
pin Slim Thin Quad Flat Pack (STQFP)
High-performance submicron CMOS technology
Industrial temperature range (-40°C to +85°C) is available
DESCRIPTION:
The IDT72281/72291 are exceptionally deep, high speed, CMOS First-In-
First-Out (FIFO) memories with clocked read and write controls. These FIFOs
offer numerous improvements over previous SuperSync FIFOs, including the
following:
The limitation of the frequency of one clock input with respect to the other has
been removed. The Frequency Select pin (FS) has been removed, thus
it is no longer necessary to select which of the two clock inputs, RCLK or
WCLK, is running at the higher frequency.
The period required by the retransmit operation is now fixed and short.
The first word data latency period, from the time the first word is written to an
empty FIFO to the time it can be read, is now fixed and short. (The variable
clock cycle counting delay associated with the latency period found on
previous SuperSync devices has been eliminated on this SuperSync family.)
SuperSync FIFOs are particularly appropriate for network, video, telecom-
munications, data communications and other applications that need to buffer
large amounts of data.
FUNCTIONAL BLOCK DIAGRAM
WEN
WCLK
D
0
-D
8
LD SEN
INPUT REGISTER
OFFSET REGISTER
FF/IR
PAF
EF/OR
PAE
HF
FWFT/SI
WRITE CONTROL
LOGIC
RAM ARRAY
65,536 x 9
131,072 x 9
FLAG
LOGIC
WRITE POINTER
READ POINTER
READ
CONTROL
LOGIC
OUTPUT REGISTER
MRS
PRS
RT
RESET
LOGIC
RCLK
REN
OE
Q
0
-Q
8
4675 drw01
IDT, IDT logo are registered trademarks of Integrated Device Technology, Inc. The SuperSync FIFO is a trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
1
©
2009
JANUARY 2009
DSC-4675/4
Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.

72291L20TFGI Related Products

72291L20TFGI 72281L20TFGI 72291L20PFG 72291L20PFGI 72291L20TFG 72281L20PFG 72281L20PFGI 72281L20TFG
Description FIFO, 128KX9, 12ns, Synchronous, CMOS, PQFP64, GREEN, STQFP-64 FIFO, 64KX9, 12ns, Synchronous, CMOS, PQFP64, GREEN, STQFP-64 FIFO, 128KX9, 12ns, Synchronous, CMOS, PQFP64, GREEN, PLASTIC, TQFP-64 FIFO, 128KX9, 12ns, Synchronous, CMOS, PQFP64 FIFO, 128KX9, 12ns, Synchronous, CMOS, PQFP64, GREEN, STQFP-64 FIFO, 64KX9, 12ns, Synchronous, CMOS, PQFP64, GREEN, PLASTIC, TQFP-64 FIFO, 64KX9, 12ns, Synchronous, CMOS, PQFP64 FIFO, 64KX9, 12ns, Synchronous, CMOS, PQFP64, GREEN, STQFP-64
Is it lead-free? Lead free Lead free Lead free Lead free Lead free Lead free Lead free Lead free
Is it Rohs certified? conform to conform to conform to conform to conform to conform to conform to conform to
Maker IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology)
package instruction LFQFP, QFP64,.47SQ,20 LFQFP, QFP64,.47SQ,20 LQFP, QFP64,.63SQ,32 QFP, QFP64,.63SQ,32 LFQFP, QFP64,.47SQ,20 LQFP, QFP64,.63SQ,32 QFP, QFP64,.63SQ,32 LFQFP, QFP64,.47SQ,20
Reach Compliance Code compliant compliant compliant compliant compliant compliant compliant compliant
ECCN code EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99
Maximum access time 12 ns 12 ns 12 ns 12 ns 12 ns 12 ns 12 ns 12 ns
Maximum clock frequency (fCLK) 50 MHz 50 MHz 50 MHz 50 MHz 50 MHz 50 MHz 50 MHz 50 MHz
period time 20 ns 20 ns 20 ns 20 ns 20 ns 20 ns 20 ns 20 ns
JESD-30 code S-PQFP-G64 S-PQFP-G64 S-PQFP-G64 S-PQFP-G64 S-PQFP-G64 S-PQFP-G64 S-PQFP-G64 S-PQFP-G64
JESD-609 code e3 e3 e3 e3 e3 e3 e3 e3
memory density 1179648 bit 589824 bit 1179648 bit 1179648 bit 1179648 bit 589824 bit 589824 bit 589824 bit
Memory IC Type OTHER FIFO OTHER FIFO OTHER FIFO OTHER FIFO OTHER FIFO OTHER FIFO OTHER FIFO OTHER FIFO
memory width 9 9 9 9 9 9 9 9
Humidity sensitivity level 3 3 3 3 3 3 3 3
Number of functions 1 1 1 1 1 1 1 1
Number of terminals 64 64 64 64 64 64 64 64
word count 131072 words 65536 words 131072 words 131072 words 131072 words 65536 words 65536 words 65536 words
character code 128000 64000 128000 128000 128000 64000 64000 64000
Operating mode SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
Maximum operating temperature 85 °C 85 °C 70 °C 85 °C 70 °C 70 °C 85 °C 70 °C
organize 128KX9 64KX9 128KX9 128KX9 128KX9 64KX9 64KX9 64KX9
Exportable YES YES YES YES YES YES YES YES
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code LFQFP LFQFP LQFP QFP LFQFP LQFP QFP LFQFP
Encapsulate equivalent code QFP64,.47SQ,20 QFP64,.47SQ,20 QFP64,.63SQ,32 QFP64,.63SQ,32 QFP64,.47SQ,20 QFP64,.63SQ,32 QFP64,.63SQ,32 QFP64,.47SQ,20
Package shape SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE SQUARE
Package form FLATPACK, LOW PROFILE, FINE PITCH FLATPACK, LOW PROFILE, FINE PITCH FLATPACK, LOW PROFILE FLATPACK FLATPACK, LOW PROFILE, FINE PITCH FLATPACK, LOW PROFILE FLATPACK FLATPACK, LOW PROFILE, FINE PITCH
Parallel/Serial PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL
Peak Reflow Temperature (Celsius) 260 260 260 260 260 260 260 260
power supply 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum standby current 0.02 A 0.02 A 0.02 A 0.02 A 0.02 A 0.02 A 0.02 A 0.02 A
Maximum slew rate 0.08 mA 0.08 mA 0.08 mA 0.08 mA 0.08 mA 0.08 mA 0.08 mA 0.08 mA
Maximum supply voltage (Vsup) 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V
Minimum supply voltage (Vsup) 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V
surface mount YES YES YES YES YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level INDUSTRIAL INDUSTRIAL COMMERCIAL INDUSTRIAL COMMERCIAL COMMERCIAL INDUSTRIAL COMMERCIAL
Terminal surface Matte Tin (Sn) - annealed Matte Tin (Sn) - annealed Matte Tin (Sn) Matte Tin (Sn) Matte Tin (Sn) - annealed Matte Tin (Sn) Matte Tin (Sn) Matte Tin (Sn) - annealed
Terminal form GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING
Terminal pitch 0.5 mm 0.5 mm 0.8 mm 0.8 mm 0.5 mm 0.8 mm 0.8 mm 0.5 mm
Terminal location QUAD QUAD QUAD QUAD QUAD QUAD QUAD QUAD
Maximum time at peak reflow temperature 30 30 30 30 30 30 30 30
Base Number Matches 1 1 1 1 1 1 1 1
Parts packaging code QFP QFP QFP - QFP QFP - QFP
Contacts 64 64 64 - 64 64 - 64
Is Samacsys N - N N N N N -
Other features RETRANSMIT; AUTO POWER DOWN; EASY EXPANDABLE IN DEPTH AND WIDTH RETRANSMIT; AUTO POWER DOWN; EASY EXPANDABLE IN DEPTH AND WIDTH RETRANSMIT; AUTO POWER DOWN; EASY EXPANDABLE IN DEPTH AND WIDTH - RETRANSMIT; AUTO POWER DOWN; EASY EXPANDABLE IN DEPTH AND WIDTH RETRANSMIT; AUTO POWER DOWN; EASY EXPANDABLE IN DEPTH AND WIDTH - RETRANSMIT; AUTO POWER DOWN; EASY EXPANDABLE IN DEPTH AND WIDTH
length 10 mm 10 mm 14 mm - 10 mm 14 mm - 10 mm
Maximum seat height 1.6 mm 1.6 mm 1.6 mm - 1.6 mm 1.6 mm - 1.6 mm
width 10 mm 10 mm 14 mm - 10 mm 14 mm - 10 mm
Cable requirements for VCSEL DC production testing using the 2602 SourceMeter
Cables must be optimized for measurement accuracy and test speed. All measurements require high-quality, low-noise cables . The characteristics of cables used to transmit laser diode drive signals are...
Jack_ma Test/Measurement
How to make RGB LED have pure color
I know that colors are made of three different colors, R, G, and B, and are mixed in different proportions. In my program, the intensity of R, G, and B is achieved by changing the duty cycle. There is...
zhang4689638 MCU
Learn analog + digital interface - comparison between single-ended interface and differential interface
[i=s] This post was last edited by dontium on 2015-1-23 11:42 [/i] Link: [url]deyisupport./blog/b/analogwire/archive/2013/11/08/51567.aspx [/url] The differential interface in the title, differential ...
mcu200689 Analogue and Mixed Signal
How many timers are needed to output an adjustable pulse number and frequency from stm32?
I am currently working on something that uses stm32 to send pulses to a motor. The motor is required to be positionable, speed-adjustable, and have encoder feedback. How many timers are needed to comp...
ysc_54188 stm32/stm8
How to measure acceleration with MSP430 microcontroller
Solver and Program...
我是读书人 Microcontroller MCU
lwip stability issue?
Recently, I used the stm32f407 and lan8720a chips to make an mqtt client board. mqtt uses the client version of lwIP, which is integrated with the freeRTOS and iwIP solutions of stm32cube. At the begi...
bigbat MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1352  1225  2502  2874  1112  28  25  51  58  23 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号