EEWORLDEEWORLDEEWORLD

Part Number

Search

PT18T03

Description
Cell-based ASIC
File Size121KB,12 Pages
ManufacturerAtmel (Microchip)
Download Datasheet View All

PT18T03 Overview

Cell-based ASIC

Features
Comprehensive Library of Standard Logic and I/O Cells
ATC18 Core and I/O Cells Designed to Operate with VDD = 1.8V ± 0.15V as Main Target
Operating Conditions
IO25 and IO33 Pad Libraries Provide Interfaces to 2.5V and 3V Environments
Oscillators Provide Stable Clock Sources
Basic Analog Input/Output, Power, Ground and Multiplexer Cells Available
General-purpose Analog Cells Include Regulators, Power Management Cells, Op
Amps, Comparators, ADCs and DACs, High-performance Analog Cells Can Be
Developed on Request
Memory Cells Compiled to the Precise Requirements of the Design
Compatible with Atmel’s Extensive Range of Microcontroller, DSP, Standard-interface
and Application-specific Cells
Cell-based ASIC
ATC18
Summary
1. Description
The Atmel ATC18 Library is fabricated on a proprietary 0.18 micron, up to six-layer-
metal CMOS process intended for use with a supply voltage of 1.8V ± 0.15V.
Table 1-
1
shows the range for which Atmel library cells have been characterized.
Table 1-1.
Symbol
V
DD
V
DD2.5
V
DD3.3
V
I
V
O
TEMP
TSG
Recommended Operating Conditions
Parameter
DC Supply Voltage
DC Supply voltage
DC Supply Voltage
DC Input Voltage
DC Output Voltage
Operating Free Air
Temperature Range
Storage Temperature
Industrial
Conditions
Core and Standard I/Os
2.5V Interface I/Os
3.3V Interface I/Os
Min
1.65
2.25
3
0
0
-40
-60
Typ
1.8
2.5
3.3
Max
1.95
2.75
3.6
V
DD
V
DD
+85
+150
Unit
V
V
V
V
V
°
C
°
C
NOTE:
This is a summary document.
The complete document is available
under NDA. For more information,
please contact your local Atmel sales
office.
1389CS–CASIC–06-Nov-06
Multi-channel alarm design
Share with everyone!!!...
zlhx0000 Industrial Control Electronics
Op amp data
Very good information, please share it with everyone....
zhengyingwei MCU
xilinx spartan-3e prom configuration problem
The RAM configuration is successful and the program can run (LCD displays the program), but when configuring the xcf04s serial platform flash prom, it also prompts "Programe succeed", but there is no ...
沧海小鱼er FPGA/CPLD
I don't understand the bit 11 and bit 10 of STM32TIM1_BDTR_. Please give me some advice.
Bit 11 and bit 10 of STM32TIM1_BDTR_ are two bits of OSSR. I don't understand OSS, please give me some advice. First, the OSSR bit: the data sheet explains as follows: OSSR: Operation mode shutdown st...
yuke30 stm32/stm8
Coffee
Haha, I finished watching "Coffee" in one go, and I felt it was pretty good. However, coffee needs to be savored slowly. I tasted a little of the original flavor first, and shared it with you: "As lon...
sw Suggestions & Announcements
FPGA Training--FPGA Advanced Logic Design Training Course
1. Supervisory Unit: China High-Tech Industrialization Research Association Organizer: Signal Processing Expert Committee of China High-Tech Industrialization Research Association 2. Training Time: Se...
山之鹰 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1596  265  1245  87  2061  33  6  26  2  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号