EEWORLDEEWORLDEEWORLD

Part Number

Search

LTC6957IDD-3#PBF

Description
Low Phase Noise, Dual Output Buffers/Drivers/Logic Converters
Categorylogic    The time base integrated chip   
File Size1MB,36 Pages
ManufacturerLinear ( ADI )
Websitehttp://www.analog.com/cn/index.html
Download Datasheet View All

LTC6957IDD-3#PBF Overview

Low Phase Noise, Dual Output Buffers/Drivers/Logic Converters

FEATURES
n
n
LTC6957-1/LTC6957-2/
LTC6957-3/LTC6957-4
Low Phase Noise, Dual
Output Buffer/Driver/
Logic Converter
DESCRIPTION
The
LTC
®
6957-1/LTC6957-2/LTC6957-3/LTC6957-4
is
a family of very low phase noise, dual output AC signal
buffer/driver/logic level translators. The input signal can
be a sine wave or any logic level (≤2V
P-P
). There are four
members of the family that differ in their output logic
signal type as follows:
LTC6957-1: LVPECL Logic Outputs
LTC6957-2: LVDS Logic Outputs
LTC6957-3: CMOS Logic, In-Phase Outputs
LTC6957-4: CMOS Logic, Complementary Outputs
The LTC6957 will buffer and distribute any logic signal
with minimal additive noise, however, the part really ex-
cels at translating sine wave signals to logic levels. The
early amplifier stages have selectable lowpass filtering
to minimize the noise while still amplifying the signal to
increase its slew rate. This input stage filtering/noise limit-
ing is especially helpful in delivering the lowest possible
phase noise signal with slow slewing input signals such
as a typical 10MHz sine wave system reference.
L,
LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear
Technology Corporation. All other trademarks are the property of their respective owners.
Protected by U.S. Patents 7969189 and 8319551.
n
n
n
n
n
n
n
Low Phase Noise Buffer/Driver
Optimized Conversion of Sine Wave Signals to
Logic Levels
Three Logic Output Types Available
n
LVPECL
n
LVDS
n
CMOS
Additive Jitter 45fs
RMS
(LTC6957-1)
Frequency Range Up to 300MHz
3.15V to 3.45V Supply Operation
Low Skew 3ps Typical
Fully Specified from –40°C to 125°C
12-Lead MSOP and 3mm × 3mm DFN Packages
System Reference Frequency Distribution
High Speed ADC, DAC, DDS Clock Driver
Military and Secure Radio
Low Noise Timing Trigger
Broadband Wireless Transceiver
High Speed Data Acquisition
Medical Imaging
Test and Measurement
APPLICATIONS
n
n
n
n
n
n
n
n
TYPICAL APPLICATION
3.3V
0.1µF
–140
FILTA
100MHz
+7dBm
SINE WAVE
50Ω
10nF
FILTB
10nF
IN
+
IN
Additive Phase Noise at 100MHz
SD1
OUT1
TO PLL CHIPS
OR SYSTEM
SAMPLING CLOCKS
PHASE NOISE (dBc/Hz)
SINGLE-ENDED SINE WAVE INPUT
AT +7dBm (500mV
RMS
)
FILTA = FILTB = GND
LTC6957-2 (LVDS)
LTC6957-4 (CMOS)
–155
LTC6957-3
(CMOS)
LTC6957-1 (LVPECL)
1k
10k
100k
OFFSET FREQUENCY (Hz)
1M
V
+
–145
–150
OCXO
OUT2
–160
GND
SD2
6957 TA01a
–165
100
69571234 TA01b
6957fa
For more information
www.linear.com/LTC6957-1
1

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 617  2024  2136  644  941  13  41  43  19  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号