EEWORLDEEWORLDEEWORLD

Part Number

Search

ABM3-FREQ2-S-R200-E-2-X

Description
Series - Fundamental Quartz Crystal, 9MHz Min, 9.999MHz Max, ROHS COMPLIANT, HERMETIC SEALED, MINIATURE, CERAMIC, SMD, 2 PIN
CategoryCrystal/resonator   
File Size1MB,2 Pages
ManufacturerAbracon
Websitehttp://www.abracon.com/index.htm
Environmental Compliance
Download Datasheet Parametric View All

ABM3-FREQ2-S-R200-E-2-X Overview

Series - Fundamental Quartz Crystal, 9MHz Min, 9.999MHz Max, ROHS COMPLIANT, HERMETIC SEALED, MINIATURE, CERAMIC, SMD, 2 PIN

ABM3-FREQ2-S-R200-E-2-X Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?conform to
MakerAbracon
package instructionROHS COMPLIANT, HERMETIC SEALED, MINIATURE, CERAMIC, SMD, 2 PIN
Reach Compliance Codecompliant
Is SamacsysN
Other featuresAT-CUT CRYSTAL; BULK
Ageing5 PPM/FIRST YEAR
Crystal/Resonator TypeSERIES - FUNDAMENTAL
Drive level10 µW
frequency stability0.002%
frequency tolerance20 ppm
JESD-609 codee4
Manufacturer's serial numberABM3
Installation featuresSURFACE MOUNT
Maximum operating frequency9.999 MHz
Minimum operating frequency9 MHz
Maximum operating temperature70 °C
Minimum operating temperature
physical sizeL5.0XB3.2XH1.3 (mm)/L0.197XB0.126XH0.051 (inch)
Series resistance200 Ω
surface mountYES
Terminal surfaceSilver (Ag)
Base Number Matches1
MINIATURE CERAMIC SMD CRYSTAL
ABM3
*G = Pb in glass (exempt per RoHS 2002/95/EC Annex (5))
RoHS
Compliant
5.0 X 3.2 X 1.30mm
| | | | | | | | | | | | | | |
FEATURES:
• AT-cut fundamental and 3rd OT mode IR reflow capable
• Suitable for reflow.
• Tight Stability available.
• Ceramic package hermetically glass sealed assures high precision and reliability.
APPLICATIONS:
• Cellular telephones, Pagers.
• Communication and Test equipment.
• PCMCIA and wireless applications.
STANDARD SPECIFICATIONS:
PARAMETERS
ABRACON P/N
Frequency Range
Operation Mode
Operating Temperature
Storage Temperature
Frequency Tolerance @ 25°C
Frequency Stability over the
Operating Temperature
(Ref to + 25°C)
Equivalent Series Resistance
Shunt Capacitance C0
Load Capacitance CL
Drive Level
Aging (First Year) @ 25°C ± 3°C
Insulation Resistance
ABM3 Series
8.0 MHz - 50.0 MHz (50 MHz - 125 MHz
:3rd overtone)
Fundamental or 3rd overtone
- 10°C to + 60°C (see options)
- 40°C to + 90°C
± 50 ppm max. (see options)
TABLE 1- Standard ESR
Frequency (MHz)
ESR
(Ω)
max Operational Mode
500
Fundamental
8.000 - 8.999
200
9.000 - 9.999
Fundamental
60
10.000 - 15.999
Fundamental
50
Fundamental
16.000 - 50.000
3rd Overtone
50.001 - 80.000
60
3rd Overtone
80.001 - 125.00
80
± 50 ppm max. (see options)
See table 1
7 pF max.
18 pF (see options)
100
μ
W max., 10
μ
W typical
± 5ppm max.
500 MΩ min at 100Vdc ± 15 V
OPTIONS AND PART IDENTIFICATION:
(Left blank if standard):
ABM3 - Frequency -
Load Capacitance (pF)
Please specify CL in pF
or S for Series
-R
- -
-
-
Packaging
Blank
Bulk
Tape and
T
Reel
Custom ESR
RXXX (Value in
Ω
).
Operating Temp.
E
0°C to +70°C
-20°C to +70°C
B
C
-30°C to +70°C
N
-30°C to +85°C
D
-40°C to +85°C
If it is custom
Freq. Tolerance
7
± 15 ppm
2
± 20 ppm
3
± 25 ppm
4
± 30 ppm
Freq. Stability
U**
± 10 ppm
G***
± 15 ppm
X
± 20 ppm
W
± 25 ppm
Y
± 30 ppm
H
± 35 ppm
** Standard temp or options E and B only
*** Standard temp or options E, B, C
and N only.
ABRACON IS
ISO 9001 / QS 9000
CERTIFIED
Revised: 03.06.08
30332 Esperanza, Rancho Santa Margarita, California 92688
tel 949-546-8000
|
fax 949-546-8001
| www.abracon.com
Visit www.abracon.com for Terms & Conditions of Sale
How to implement square addition and division operations using Verilog?
To do the following operation:a, b, c, d are all real-time input variables. If all are implemented with IP cores , it will require 8 multipliers and one divider IP core.And the delay is particularly l...
godjohsn FPGA/CPLD
Minimum system 6
[color=black][size=10.5pt][font=Times New Roman][/font][/size][/color] [color=black][font=宋体][size=10.5pt]功能: 将[/size][/font][/color][color=black][size=10.5pt][font=Times New Roman]LCD[/font][/size][/...
liuyong1989 Power technology
2011 National Electronic Design Competition Training Materials
[i=s]This post was last edited by paulhyde on 2014-9-15 03:35[/i] I hope this can help students who are participating in the electronic competition this year....
小电阻 Electronics Design Contest
Keil C51 UV2 debugging commands (Chinese version).pdf
I'm sending you the Keil C51 UV2 debugging command (Chinese version) document. I hope you like it....
ybbfn 51mcu
Two ways to create components in Cadence
Two ways to create components in CadenceCreate new components directlyAs shown in Figure 1 and Figure 2, you can select the menu bar design-new part or right-click in the library and select new-part t...
okhxyyo PCB Design
FPGA Synthesis Simulation Error
Error: Design requires 1087 I/O resources -- too many to fit in 314 available in the selected device or any device in the device family Error: Cannot find device that meets Compiler settings specifica...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1620  754  695  2872  446  33  16  14  58  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号