PDSP16515AA0GC datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> PDSP16515AA0GC

PDSP16515AA0GC: DescriptionStand Alone FFT Processor; CategoryThe embedded processor and controller Microcontrollers and processors; File Size175KB，25 Pages; ManufacturerZarlink Semiconductor (Microsemi); Websitehttp://www.zarlink.com/

Download Datasheet Parametric Compare View All

PDSP16515AA0GC Overview

Stand Alone FFT Processor

PDSP16515AA0GC Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Zarlink Semiconductor (Microsemi)
package instruction	QFF, QFL132,.95SQ,25
Reach Compliance Code	compli
ECCN code	3A001.A.2.C
boundary scan	NO
maximum clock frequency	40 MHz
External data bus width	16
JESD-30 code	S-CQFP-F132
JESD-609 code	e0
length	24.1935 mm
low power mode	NO
Number of terminals	132
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output data bus width	16
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QFF
Encapsulate equivalent code	QFL132,.95SQ,25
Package shape	SQUARE
Package form	FLATPACK
Peak Reflow Temperature (Celsius)	225
power supply	5 V
Certification status	Not Qualified
Maximum seat height	2.49 mm
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	FLAT
Terminal pitch	0.635 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	30
width	24.1935 mm
uPs/uCs/peripheral integrated circuit type	DSP PERIPHERAL, FFT PROCESSOR

Preview

Download Datasheet

View All

PDSP16515A

Stand Alone FFT Processor

Advance Information

DS3922

ISSUE 2.0

April 1999

Features

Ordering Information

Completely self contained FFT Processor

Pin and functionally compatible with the

PDSP16510A

Expanded width internal RAM supports up to 1024

complex points

18 bit internal data bus with block floating point

arithmetic for increased dynamic range

500 MIP operation gives 87 microsecond

transformation times for 1024 points

Up to 45MHz sampling rates with multiple devices.

Up to 85dB noise rejection

A choice of internal window operators with no

external ROM provide up to 67dB side lobe

attenuation.

84 pin PGA or 132 pin surface mount package

Associated Products

PDSP16330

PDSP16256

PDSP16350

PDSP16510A

Pythagoras Processor.

Programmable FIR Filter.

I/Q Splitter / NCO

Stand Alone FFT Processor

( Commercial - PGA

Package )

PDSP16515A C0 GC

( Commercial - Leaded

Chip Carrier )

PDSP16515A B0 AC

( Industrial - PGA

Package )

PDSP16515A B0 GC

( Industrial -

Leaded

Chip Carrier )

PDSP16515A A0 AC

( Military - PGA

Package )

PDSP16515A A0 GC

( Military - Leaded Chip

Carrier )

PDSP16515A/MA/GCPR

( Military - Screened

Leaded Chip Carrier. See separate datasheet for

details )

PDSP16515A C0 AC

The PDSP16515A performs Forward or Inverse Fast

Fourier Transforms on complex or real data sets

containing up to 1024 points. Data and coefficient input

are both represented by 16 bits. Data is expanded

internally to 18 bits and subject to Block Floating Point

arithmetic to preserve a greater dynamic range.

An internal RAM is provided which can hold up to 1024

complex data points. This removes the memory transfer

bottleneck, inherent in building block solutions. Its

organisation allows the PDSP16515A to

simultaneously input new data, transform data stored in

the RAM, and to output previous results. No external

buffering is needed for transforms containing up to 256

points, and the PDSP16515A can be directly connected

to an A/D converter to perform continuous transforms.

The user can choose to overlap data blocks by either

0%, 50%, or 75%. Inputs and outputs are synchronous

to the 45MHz system clock used for internal operations.

A 1024 point complex transform can be completed in

some 87µs, which is equivalent to throughput rates of

500 million operations per second. Multiple devices can

be connected in parallel in order to increase the

sampling rate up to the 45MHz system clock. Six

devices are needed to give the maximum performance

with 1024 point transforms.

Either a Hamming or a Blackman-Harris window

operator can be internally applied to the incoming real or

complex data. The latter gives 67dB side lobe

attenuation. The operator values are calculated

internally and do not require an external ROM nor do

they incur any time penalty.

The increased internal bus size together with block

floating arithmetic produce up to 85dB of noise

rejection.

The device outputs the real and imaginary components

of the frequency bins. These can be directly connected

to the PDSP16330 in order to produce magnitude and

phase values from the complex data.

PDSP16515A

SIGNAL

D15:0

AUX15:0

TYPE

DESCRIPTION

Data input during real only mode. The real component in complex data mode.

When DEF is active AUX15:0 are used to define the operating mode as defined in Table 3.

When DEF is in-active AUX15:0 either provide the 16 bit imaginary component of complex

input data, or a second set of real only inputs.

These pins output the real component of the transformed data when DAV and DEN are active.

Otherwise they are high impedance.

These pins output the imaginary component of the transformed data when DAV and DEN are

active. Otherwise they are high impedance.

The high going edge of DEF is used to internally latch the contents of AUX15:0, which then

define the operating mode. In the simplest system DEF is a power on reset. When DEF is low

the internal control logic is reset.

System clock used for internal computations.

These pins indicate the number of shifts towards the binary point which have occurred as the

result of the conditional scaling logic. When the data path right shift is restricted to 2 places

per pass, state 15 is used to indicate an overflow and only a total of 14 shifts is possible.

This flag indicates that data is being loaded into the device. It goes active in response to an

INEN input, and may be programmed to go in-active after the complete, one quarter, or one

half a data block has been loaded.

The use of this input is mode dependent. It is either used as an active low, load enabling,

signal for the DIS strobe, or it is used to initiate a new block load operation.

The rising edge of this input is used to load data into the device.

The rising edge of this input is used to dump data from the device. In most applications it may

be tied to the DIS input, even if the output rate must be higher than the input rate because of

overlapped data blocks. The DIS input is then internally divided down.

An active low signal that indicates that a transform is complete. Transformed data will then

be output in normal sequential order using DOS. It may be optionally programmed to be

delayed by 24 DOS strobes to match the delay through a PDSP16330.

This input is used to enable the data dump operation when DAV has gone active. If it is tied

low the device will automatically dump data when DAV goes active. Otherwise the device will

wait for the enabling signal to go low before the dump operation commences.

Only available in the 132 pin GC package. When high the block floating logic is disabled.

+5V pins

Ground pins

R15:0

I15:0

DEF

SCLK

S3:0

LFLG

INEN

DIS

DOS

DAV

DEN

DISAB

VDD

GND

NOTE.

All references to DEF, INEN, DAV, and DEN within the text do not contain the bar designator, signifying an active

low signal. This is considered to be implied by the signal name and is not meant to imply a change in the signal

function.

Functional Operation

The PDSP16515A performs decimation in time, radix 4,

forward or inverse Fast Fourier Transforms. Data is loaded

into an internal workspace RAM in normal sequential order,

processed, and then dumped in the correct order. With real

only input data the processing time can approximately be halved

for a given transform size. Two real inputs then replace a single

complex input, and are processed in parallel.

Either a Blackman-Harris or a Hamming window can be

PDSP16515AA0GC Related Products

	PDSP16515AA0GC	PDSP16515A	PDSP16515AB0AC	PDSP16515AC0AC	PDSP16515AC0GC	PDSP16515AMA	PDSP16515AGCPR	PDSP16515AB0GC	PDSP16515AA0AC	PDSP16510A
Description	Stand Alone FFT Processor	Stand Alone FFT Processor	Stand Alone FFT Processor	Stand Alone FFT Processor	Stand Alone FFT Processor	Stand Alone FFT Processor	Stand Alone FFT Processor	Stand Alone FFT Processor	Stand Alone FFT Processor	Stand Alone FFT Processor
Is it Rohs certified?	incompatible	-	incompatible	incompatible	incompatible	-	-	incompatible	incompatible	-
package instruction	QFF, QFL132,.95SQ,25	-	PGA, PGA84,13X13MOD	PGA, PGA84,13X13MOD	QFF, QFL132,.95SQ,25	-	-	QFF, QFL132,.95SQ,25	PGA, PGA84,13X13MOD	-
Reach Compliance Code	compli	-	compli	compli	compli	-	-	compli	compli	-
ECCN code	3A001.A.2.C	-	3A001.A.3	3A001.A.3	3A001.A.3	-	-	3A001.A.3	3A001.A.2.C	-
boundary scan	NO	-	NO	NO	NO	-	-	NO	NO	-
maximum clock frequency	40 MHz	-	45 MHz	45 MHz	45 MHz	-	-	45 MHz	40 MHz	-
External data bus width	16	-	16	16	16	-	-	16	16	-
JESD-30 code	S-CQFP-F132	-	S-CPGA-P84	S-CPGA-P84	S-CQFP-F132	-	-	S-CQFP-F132	S-CPGA-P84	-
JESD-609 code	e0	-	e0	e0	e0	-	-	e0	e0	-
length	24.1935 mm	-	33.528 mm	33.528 mm	24.1935 mm	-	-	24.1935 mm	33.528 mm	-
low power mode	NO	-	NO	NO	NO	-	-	NO	NO	-
Number of terminals	132	-	84	84	132	-	-	132	84	-
Maximum operating temperature	125 °C	-	85 °C	70 °C	70 °C	-	-	85 °C	125 °C	-
Output data bus width	16	-	16	16	16	-	-	16	16	-
Package body material	CERAMIC, METAL-SEALED COFIRED	-	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	-	-	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	-
encapsulated code	QFF	-	PGA	PGA	QFF	-	-	QFF	PGA	-
Encapsulate equivalent code	QFL132,.95SQ,25	-	PGA84,13X13MOD	PGA84,13X13MOD	QFL132,.95SQ,25	-	-	QFL132,.95SQ,25	PGA84,13X13MOD	-
Package shape	SQUARE	-	SQUARE	SQUARE	SQUARE	-	-	SQUARE	SQUARE	-
Package form	FLATPACK	-	GRID ARRAY	GRID ARRAY	FLATPACK	-	-	FLATPACK	GRID ARRAY	-
Peak Reflow Temperature (Celsius)	225	-	225	225	225	-	-	225	225	-
power supply	5 V	-	5 V	5 V	5 V	-	-	5 V	5 V	-
Certification status	Not Qualified	-	Not Qualified	Not Qualified	Not Qualified	-	-	Not Qualified	Not Qualified	-
Maximum seat height	2.49 mm	-	6.15 mm	6.15 mm	2.49 mm	-	-	2.49 mm	6.15 mm	-
Maximum supply voltage	5.5 V	-	5.5 V	5.25 V	5.25 V	-	-	5.5 V	5.5 V	-
Minimum supply voltage	4.5 V	-	4.5 V	4.75 V	4.75 V	-	-	4.5 V	4.5 V	-
Nominal supply voltage	5 V	-	5 V	5 V	5 V	-	-	5 V	5 V	-
surface mount	YES	-	NO	NO	YES	-	-	YES	NO	-
technology	CMOS	-	CMOS	CMOS	CMOS	-	-	CMOS	CMOS	-
Temperature level	MILITARY	-	INDUSTRIAL	COMMERCIAL	COMMERCIAL	-	-	INDUSTRIAL	MILITARY	-
Terminal surface	Tin/Lead (Sn/Pb)	-	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	-	-	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	-
Terminal form	FLAT	-	PIN/PEG	PIN/PEG	FLAT	-	-	FLAT	PIN/PEG	-
Terminal pitch	0.635 mm	-	2.54 mm	2.54 mm	0.635 mm	-	-	0.635 mm	2.54 mm	-
Terminal location	QUAD	-	PERPENDICULAR	PERPENDICULAR	QUAD	-	-	QUAD	PERPENDICULAR	-
Maximum time at peak reflow temperature	30	-	30	30	30	-	-	30	30	-
width	24.1935 mm	-	33.528 mm	33.528 mm	24.1935 mm	-	-	24.1935 mm	33.528 mm	-
uPs/uCs/peripheral integrated circuit type	DSP PERIPHERAL, FFT PROCESSOR	-	DSP PERIPHERAL, FFT PROCESSOR	DSP PERIPHERAL, FFT PROCESSOR	DSP PERIPHERAL, FFT PROCESSOR	-	-	DSP PERIPHERAL, FFT PROCESSOR	DSP PERIPHERAL, FFT PROCESSOR	-

Recommended Resources

KA2184 (TV and VCR) remote control receiving preamplifier circuit - typical application circuit

Six-way answering machine circuit-b

Voltage controlled oscillator circuit diagram with output double limiting

Time delay switching relay circuit using thyristor

Human body induction alarm circuit

Computer motherboard circuit diagram 440LX2_11

EEWORLD University Hall----Live Replay: TI Ultrasonic Gas Flow Measurement Innovation Solution: Live replay: TI's innovative ultrasonic gas flow measurement solution : https://training.eeworld.com.cn/course/5107...; hi5 Talking

SanDisk 32GB Review: [i=s] This post was last edited by Buzhulun on 2016-3-27 21:53 [/i] Share your experience of defending your rights when purchasing electronic products on EETALK-315! I am honored to have obtained [col...; 不足论 DIY/Open Source Hardware

Color and text coding in TFT LCD: Drive a 320*240 LCD screenWe won’t talk about the driver of the LCD controller here. In fact, the driver timing of most FTF LCDs is relatively simple, that is, the initialization and other operation c...; ptwhero Embedded System

[Atmel SAM R21 Creative Competition Weekly Plan] 05 Prototype and Trial Summary: Due to time constraints, the microphone circuit was not completed. Now the signal generated by the signal generator is used to simulate the microphone circuit. Of course, this is better during debuggi...; johnrey MCU

Talking about the development and application of frequency conversion speed regulation technology in my country: In the past 10 years, with the rapid development of power electronics technology, computer technology, and automatic control technology, electric drive technology is facing a historical revolution, th...; totopper Industrial Control Electronics

20 Experiences of Finding a Job (Transferred): 20 Experiences of Job Hunting (Reposted)I saw this post online and thought it was good, so I reposted it. I wish you all find a good job!This post was not originally in this section, but I thought tha...; joychow stm32/stm8

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components