TJA1054AT/S400/N,1 datasheet, PDF

Datasheet> All Categories > Wireless rf/communication> Telecom circuit> TJA1054AT/S400/N,1

TJA1054AT/S400/N,1: DescriptionTJA1054A - Fault-tolerant CAN transceiver SOIC 14-Pin; CategoryWireless rf/communication Telecom circuit; File Size201KB，27 Pages; ManufacturerNXP; Websitehttps://www.nxp.com

Download Datasheet Parametric Compare View All

TJA1054AT/S400/N,1 Overview

TJA1054A - Fault-tolerant CAN transceiver SOIC 14-Pin

TJA1054AT/S400/N,1 Parametric

Parameter Name	Attribute value
Brand Name	NXP Semiconductor
Maker	NXP
Parts packaging code	SOIC
package instruction	3.90 MM, PLASTIC, SOT108-1, MS-012, SOP-14
Contacts	14
Manufacturer packaging code	SOT108-1
Reach Compliance Code	unknown
Is Samacsys	N
JESD-30 code	R-PDSO-G14
length	8.65 mm
Number of functions	1
Number of terminals	14
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Filter level	AEC-Q100
Maximum seat height	1.75 mm
Nominal supply voltage	5 V
surface mount	YES
Telecom integrated circuit types	INTERFACE CIRCUIT
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
width	3.9 mm
Base Number Matches	1

Preview

Download Datasheet

View All

TJA1054A

Fault-tolerant CAN transceiver

Rev. 5 — 3 August 2010

Product data sheet

1. General description

The TJA1054A is the interface between the protocol controller and the physical bus wires

in a Controller Area Network (CAN). It is primarily intended for low-speed applications up

to 125 kBd in passenger cars. The device provides differential receive and transmit

capability but will switch to single-wire transmitter and/or receiver in error conditions.

The TJA1054A is the ElectroStatic Discharge (ESD) improved version of the TJA1054.

The TJA1054AT is, as the TJA1054T, pin and downwards compatible with the

PCA82C252T and the TJA1053T. This means that these two devices can be replaced by

the TJA1054AT or the TJA1054T with retention of all functions.

The most important improvements of the TJA1054 and the TJA1054A with respect to the

PCA82C252 and the TJA1053 are:

•

Very low ElectroMagnetic Emission (EME) due to a very good matching of the CANL

and CANH output signals

•

Good ElectroMagnetic Emission (EMI), especially in low power modes

Full wake-up capability during bus failures

Extended bus failure management including short-circuit of the CANH bus line to V

Support for easy system fault diagnosis

Two-edge sensitive wake-up input signal via pin WAKE

2. Features and benefits

2.1 Optimized for in-car low-speed communication

Baud rate up to 125 kBd

Up to 32 nodes can be connected

Supports unshielded bus wires

Very low ElectroMagnetic Emission (EME) due to built-in slope control function and a

very good matching of the CANL and CANH bus outputs

Good ElectroMagnetic Immunity (EMI) in normal operating mode and in low power

modes

Fully integrated receiver filters

Transmit Data (TxD) dominant time-out function

2.2 Bus failure management

Supports single-wire transmission modes with ground offset voltages up to 1.5 V

NXP Semiconductors

TJA1054A

Fault-tolerant CAN transceiver

7. Functional description

The TJA1054A is the interface between the CAN protocol controller and the physical

wires of the CAN bus (see

Figure 7).

It is primarily intended for low-speed applications, up

to 125 kBd, in passenger cars. The device provides differential transmit capability to the

CAN bus and differential receive capability to the CAN controller.

To reduce EME, the rise and fall slopes are limited. This allows the use of an unshielded

twisted pair or a parallel pair of wires for the bus lines. Moreover, the device supports

transmission capability on either bus line if one of the wires is corrupted. The failure

detection logic automatically selects a suitable transmission mode.

In normal operating mode (no wiring failures) the differential receiver is output on pin RXD

(see

Figure 1).

The differential receiver inputs are connected to pins CANH and CANL

through integrated filters. The filtered input signals are also used for the single-wire

receivers. The receivers connected to pins CANH and CANL have threshold voltages that

ensure a maximum noise margin in single-wire mode.

A timer function (TxD dominant time-out function) has been integrated to prevent the bus

lines from being driven into a permanent dominant state (thus blocking the entire network

communication) due to a situation in which pin TXD is permanently forced to a LOW level,

caused by a hardware and/or software application failure.

If the duration of the LOW level on pin TXD exceeds a certain time, the transmitter will be

disabled. The timer will be reset by a HIGH level on pin TXD.

7.1 Failure detector

The failure detector is fully active in the normal operating mode. After the detection of a

single bus failure the detector switches to the appropriate mode (see

Table 4).

The

differential receiver threshold voltage is set at

−3.2

V typical (V

= 5 V). This ensures

correct reception with a noise margin as high as possible in the normal operating mode

and in the event of failures 1, 2, 5 and 6a. These failures, or recovery from them, do not

destroy ongoing transmissions. The output drivers remain active, the termination does not

change and the receiver remains in differential mode (see

Table 4).

Failures 3, 3a and 6 are detected by comparators connected to the CANH and CANL bus

lines. Failures 3 and 3a are detected in a two-step approach. If the CANH bus line

exceeds a certain voltage level, the differential comparator signals a continuous dominant

condition. Because of inter operability reasons with the predecessor products

PCA82C252 and TJA1053, after a first time-out the transceiver switches to single-wire

operation through CANH. If the CANH bus line is still exceeding the CANH detection

voltage for a second time-out, the TJA1054A switches to CANL operation; the CANH

driver is switched off and the RTH bias changes to the pull-down current source. The

time-outs (delays) are needed to avoid false triggering by external RF fields.

TJA1054A

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 5 — 3 August 2010

5 of 27

TJA1054AT/S400/N,1 Related Products

	TJA1054AT/S400/N,1	TJA1054AT/S900/VM	TJA1054AT/S900/VM:	TJA1054AT/NJ	TJA1054AT/S900,112	TJA1504AT/N/S900:1
Description	TJA1054A - Fault-tolerant CAN transceiver SOIC 14-Pin	DATACOM, INTERFACE CIRCUIT, PDSO14	TJA1054A - Fault-tolerant CAN transceiver SOIC 14-Pin	TJA1054A - Fault-tolerant CAN transceiver SOIC 14-Pin	TJA1054A - Fault-tolerant CAN transceiver SOIC 14-Pin	TJA1054A - Fault-tolerant CAN transceiver SOIC 14-Pin
package instruction	3.90 MM, PLASTIC, SOT108-1, MS-012, SOP-14	SOP,	3.90 MM, PLASTIC, SOT108-1, MS-012, SOP-14	3.90 MM, PLASTIC, SOT108-1, MS-012, SOP-14	3.90 MM, PLASTIC, SOT108-1, MS-012, SOP-14	3.90 MM, PLASTIC, SOT108-1, MS-012, SOP-14
Reach Compliance Code	unknown	unknow	unknown	unknown	unknown	unknown
Base Number Matches	1	1	1	1	1	1
Brand Name	NXP Semiconductor	-	NXP Semiconductor	NXP Semiconductor	NXP Semiconductor	NXP Semiconductor
Maker	NXP	-	NXP	NXP	NXP	NXP
Parts packaging code	SOIC	-	SOIC	SOIC	SOIC	SOIC
Contacts	14	-	14	14	14	14
Manufacturer packaging code	SOT108-1	-	SOT108-1	SOT108-1	SOT108-1	SOT108-1
Is Samacsys	N	-	N	N	N	N
JESD-30 code	R-PDSO-G14	R-PDSO-G14	-	R-PDSO-G14	R-PDSO-G14	R-PDSO-G14
length	8.65 mm	8.65 mm	-	8.65 mm	8.65 mm	8.65 mm
Number of functions	1	1	-	1	1	1
Number of terminals	14	14	-	14	14	14
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	-	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SOP	SOP	-	SOP	SOP	SOP
Package shape	RECTANGULAR	RECTANGULAR	-	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE	SMALL OUTLINE	-	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE
Filter level	AEC-Q100	AEC-Q100	-	AEC-Q100	AEC-Q100	AEC-Q100
Maximum seat height	1.75 mm	1.75 mm	-	1.75 mm	1.75 mm	1.75 mm
Nominal supply voltage	5 V	5 V	-	5 V	5 V	5 V
surface mount	YES	YES	-	YES	YES	YES
Telecom integrated circuit types	INTERFACE CIRCUIT	INTERFACE CIRCUIT	-	INTERFACE CIRCUIT	INTERFACE CIRCUIT	INTERFACE CIRCUIT
Terminal form	GULL WING	GULL WING	-	GULL WING	GULL WING	GULL WING
Terminal pitch	1.27 mm	1.27 mm	-	1.27 mm	1.27 mm	1.27 mm
Terminal location	DUAL	DUAL	-	DUAL	DUAL	DUAL
width	3.9 mm	3.9 mm	-	3.9 mm	3.9 mm	3.9 mm

Recommended Resources

Self-defense anti-riot circuit

TDA1015 power amplifier circuit diagram

STK055 audio IC circuit diagram

Textile machine light yarn breakage automatic stop circuit

555 simple automatic exposure circuit

555 single-phase AC voltage regulation phase-shift trigger circuit

How come I can’t take the exam when I’ve reached 70% of the course?: Hello Admin, I have learned 70% of the course, why can't I take the exam?...; yjamd Microcontroller MCU

My most proud MSP430 work: First time developing a product using MSP430Product name: Handheld communication debugging terminalPCB Diagram...; 蓝雨夜 Microcontroller MCU

Shenzhen Embedded Training Xinyingda embeds your technology to make it powerful: Focusing on the leading edge of embedded technology, Xinyingda Embedded Project Development Guidance Center has a group of unique engineers with rich development experience - Xinyingda is engaged in t...; jiessiesun Embedded System

Design of network video monitoring system based on DSP+H.264: With the popularization of the Internet, people can get more and more information from the Internet. In the past, people could only get text and some simple graphic information, and very little video ...; Aguilera DSP and ARM Processors

External MOS tube adjustment circuit of power control chip: [i=s]This post was last edited by qwqwqw2088 on 2021-11-17 08:29[/i]MOSFET gate drive adjustment circuit: R16, R17, R18, D17"In order to optimize the switching operation of the external MOSFET Q1, an ...; qwqwqw2088 Power technology

Asynchronous FIFO structure and FPGA design: Abstract: Firstly, the concept, application and structure of asynchronous FIFO are introduced. Then, the difficulties and solutions of implementing asynchronous FIFO are analyzed. Based on the traditi...; maker FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components