EEWORLDEEWORLDEEWORLD

Part Number

Search

MCSJK-2N-36.00-2.5-50-C

Description
CMOS Output Clock Oscillator,
CategoryPassive components    oscillator   
File Size193KB,2 Pages
ManufacturerSPC Multicomp
Download Datasheet Parametric View All

MCSJK-2N-36.00-2.5-50-C Overview

CMOS Output Clock Oscillator,

MCSJK-2N-36.00-2.5-50-C Parametric

Parameter NameAttribute value
MakerSPC Multicomp
Reach Compliance Codeunknown
Is SamacsysN
Oscillator typeCMOS
Base Number Matches1
Crystal Oscillator
SMD 2520 (2.5mm
×
2mm
×
0.8mm)
Application
Used in WLAN, Bluetooth, DSC, PC, Mobile phone, TV, DVC, Telecommunications, HDD, etc
Features
2520 size, 0.8mm height, ultra small SMD seam sealed clock oscillator unit.
Low voltage operation
Frequency Range: 4MHz to 48MHz
3-state function
Automatic mounting and reflow soldering
Electrical Specifications
Output Type
Output Load
Oscillation Mode
Supply Voltage
Frequency Range
Frequency stability
Operating Temperature Range
Storage Temperature Range
Voltage Vol (Max.) / Voh (Min.)
Rise(Tr) / Fall(Tf) Time
Supply Current
Symmetry
Start-up Time
Phase Jitter (12kHz ~ 20MHz)
Aging (at 25°C)
: CMOS
: 15pF
: Fundamental
: 2.5V
: 4 ~ 48MHz
: ±50ppm
: -40°C ~ +85°C
: -55°C ~ +125°C
: 0.1VDD / 0.9VDD
: 5ns Max.
: 10mA Max.
: 45 ~ 55%
: 5ms Max.
: 1ps Max.
: ±3ppm/Year Max.
Diagram
PAD Function
1. Enable Control
2. GND
3. Out
4. VDD
Dimensions : Millimetres
Newark.com/multicomp-pro
Farnell.com/multicomp-pro
Element14.com/multicomp-pro
Page <1>
09/09/19
V1.0
ISE 13.1 cannot create a vhdl testbench
First time using it, I saw on the internet that it says to create a testbench waveform, but 13.1 does not have this option, only vhdl testbench, and after creating it, the suffix is .vhd, not .tbw. I ...
yachtman FPGA/CPLD
Graduation thesis topic
I am a senior student and I have started to work on my graduation project. My graduation project instructor has set the following restrictions on the topic: 1. Develop on Windows CE platform 2. It is ...
hudoudou Embedded System
How do I input Chinese characters on the silk screen layer in Altium?
How can I input Chinese characters in the silk screen layer in Altium Designer 9? I click A to enter a string and then enter Chinese characters, but the programming is garbled? How can I solve this pr...
xuzhanglong Analogue and Mixed Signal
FFT data collection
Detailed description: FFT data (many papers and articles). Mainly used for FPGA design...
unbj FPGA/CPLD
Configuration and use of TI C2000 TMS320F28379D SCID SCIB
TI's official routines only give the configuration of SCIA and not the configuration methods of other SCIs. In fact, the configurations of these are the same. The following takes the configuration of ...
火辣西米秀 Microcontroller MCU
After reading a university teacher's blog, I was inspired
The blog is from a professor at Xi'an Jiaotong University, and the content is as follows : === ... The effective value of a variable voltage means that when it is loaded onto a certain resistive load,...
yuyue_dl Talking about work

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2370  1716  2147  602  1968  48  35  44  13  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号