DS1248YP70IND datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > DS1248YP70IND

Preview

DS1248YP70IND: Description1024k NV SRAM with Phantom Clock; File Size283KB，21 Pages; ManufacturerDALLAS; Websitehttp://www.dalsemi.com

Download Datasheet Compare View All

DS1248YP70IND Overview

1024k NV SRAM with Phantom Clock

Preview

Download Datasheet

View All

DS1248/DS1248P

1024k NV SRAM with Phantom Clock

www.maxim-ic.com

FEATURES

Real-time clock (RTC) keeps track of

hundredths of seconds, minutes, hours, days,

date of the month, months, and years

128k x 8 NV SRAM directly replaces

volatile static RAM or EEPROM

Embedded lithium energy cell maintains

calendar operation and retains RAM data

Watch function is transparent to RAM

operation

Month and year determine the number of

days in each month; valid up to 2100

Full 10% operating range

Operating temperature range: 0°C to +70°C

Over 10 years of data retention in the

absence of power

Lithium energy source is electrically

disconnected to retain freshness until power

is applied for the first time

DIP Module only

Standard 32-pin JEDEC pinout

PowerCap

Module Board only

Surface mountable package for direct

connection to PowerCap containing

battery and crystal

Replaceable battery (PowerCap)

Pin for pin compatible with DS1244P

and DS1251P

PIN ASSIGNMENT

RST

A16

A14

A12

DQ0

DQ1

DQ2

GND

A15

A13

A11

A10

DQ7

DQ6

DQ5

DQ4

DQ3

32-Pin Encapsulated Package

740mil Flush

RST

A15

A16

DQ7

DQ6

DQ5

DQ4

DQ3

DQ2

DQ1

DQ0

GND

GND V

BAT

A14

A13

A12

A11

A10

34-Pin PowerCap Module Board

(Uses DS9034PCX PowerCap)

PowerCap is a registered trademark of Dallas Semiconductor.

1 of 21

112801

DS1248/DS1248P

the first bit of the 64-bit comparison register. Next, 64 consecutive write cycles are executed using the

and

control of the SmartWatch. These 64 write cycles are used only to gain access to the

phantom clock. Therefore, any address to the memory in the socket is acceptable. However, the write

cycles generated to gain access to the phantom clock are also writing data to a location in the mated

RAM. The preferred way to manage this requirement is to set aside just one address location in RAM as a

phantom clock scratch pad. When the first write cycle is executed, it is compared to bit 0 of the 64-bit

comparison register. If a match is found, the pointer increments to the next location of the comparison

subsequent write cycles are ignored. If a read cycle occurs at any time during pattern recognition, the

present sequence is aborted and the comparison register pointer is reset. Pattern recognition continues for

a total of 64 write cycles as described above until all the bits in the comparison register have been

matched (Figure 1). With a correct match for 64 bits, the phantom clock is enabled and data transfer to or

from the timekeeping registers can proceed. The next 64 cycles will cause the phantom clock to either

receive or transmit data on DQ0, depending on the level of the

pin or the

pin. Cycles to other

locations outside the memory block can be interleaved with

cycles without interrupting the pattern

recognition sequence or data transfer sequence to the phantom clock.

PHANTOM CLOCK REGISTER INFORMATION

The phantom clock information is contained in eight registers of 8 bits, each of which is sequentially

accessed 1 bit at a time after the 64-bit pattern recognition sequence has been completed. When updating

the phantom clock registers, each register must be handled in groups of 8 bits. Writing and reading

individual bits within a register could produce erroneous results. These read/write registers are defined in

Figure 2.

Data contained in the phantom clock register is in binary-coded decimal format (BCD). Reading and

writing the registers is always accomplished by stepping through all eight registers, starting with bit 0 of

4 of 21

DS1248YP70IND Related Products

	DS1248YP70IND	DS1248	DS1248P	DS1248WP120IND	DS1248Y70IND
Description	1024k NV SRAM with Phantom Clock	1024k NV SRAM with Phantom Clock	1024k NV SRAM with Phantom Clock	1024k NV SRAM with Phantom Clock	1024k NV SRAM with Phantom Clock

Recommended Resources

Circuit structure of audio AD converter

high frequency output amplifier

Motor sequence starting electric control circuit a

Voice changing FM wireless microphone circuit

Added Channel Converter

LA4446 power amplifier circuit

Helper2416-19——Bare Metal Part 10——S3C2416 Interrupt Controller + Timer Interrupt Practice (with source code): [i=s]This post was last edited by yuanlai2010 on 2014-7-26 20:16[/i] [align=center][b][font=楷体, 楷体_GB2312][size=5][color=#0000ff]Bare Metal Part 10 - S3C2416 Interrupt Controller + Timer Interrupt Pra...; yuanlai2010 Embedded System

Wake-up design of MSP430 and CC1101: [color=#333333][font=Verdana, Helvetica, Arial, sans-serif] With the rapid development of computer communication technology and the widespread application of the Internet, especially in the field of i...; Jacktang Microcontroller MCU

Talk about how to use MSP430 hardware I2C: [align=left]The hardware I2C controller is finally tuned out. In fact, the best reference material is still provided by TI. The code refers to the User's Guide and Application Note of MSP430. The IAR ...; Jacktang Microcontroller MCU

Intelligent motor development. Experts welcome.: Our company has just introduced a motor from abroad. Let us develop it... We can control this motor through USB, fieldbus (CAN bus), and Modbus. It seems that the PLC interface board of Saia from Swit...; makun Embedded System

Gas Discharge Tubes Help Protect VDSL Equipment and xDSL Splitters: Telecommunications equipment must be protected against threats posed by voltage/current surges and power failures as specified in the relevant standards. This protection can be achieved at the remote ...; LED123 Power technology

Ask about the MEMORYMAP problem when CCS3.1 software simulates C5402.: CMD程序如下： MEMORY {PAGE 0: EPROG:origin = 0x4000,len = 0xb000VECT:origin = 0xff80,len = 0x80PAGE 1: USERREGS: origin = 0x60,len = 0x1cBIOSREGS: origin = 0x7c,len = 0x4IDATA:origin = 0x80,len = 0x3f80EDA...; telemem DSP and ARM Processors

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components