datasheet
EEWORLDEEWORLDEEWORLD
Datasheet
Part Number

Keyword

Search
Keyword

Part Number

Search
Datasheet> All Categories > P4C16935PM
PDF
Preview

P4C16935PM

Description
ULTRA HIGH SPEED 4K x 4 STATIC CMOS RAMS
File Size55KB，8 Pages
ManufacturerETC
Download Datasheet View All

P4C16935PM Overview

ULTRA HIGH SPEED 4K x 4 STATIC CMOS RAMS

P4C16935PM Preview

P4C168, P4C169, P4C170
P4C168, P4C169, P4C170
ULTRA HIGH SPEED 4K x 4
STATIC CMOS RAMS
FEATURES
Full CMOS, 6T Cell
High Speed (Equal Access and Cycle Times)
– 12/15/20/25ns (Commercial)
– 20/25/35ns (P4C168 Military)
Low Power Operation (Commercial)
– 715 mW Active
– 193 mW Standby (TTL Input) P4C168
– 83 mW Standby (CMOS Input) P4C168
Single 5V
±
10% Power Supply
Fully TTL Compatible, Common I/O Ports
Three Options
– P4C168 Low Power Standby Mode
– P4C169 Fast Chip Select Control
– P4C170 Fast Chip Select, Output Enable
Controls
Standard Pinout (JEDEC Approved)
– P4C168: 20-pin DIP, SOJ and SOIC
– P4C169: 20-pin DIP and SOIC
– P4C170: 22-pin DIP
DESCRIPTION
The P4C168, P4C169 and P4C170 are a family of 16,384-
bit ultra high-speed static RAMs organized as 4K x 4. All
three devices have common input/output ports.The
P4C168 enters the standby mode when the chip enable
(CE) control goes high; with CMOS input levels, power
consumption is only 83mW in this mode. Both the P4C169
and the P4C170 offer a fast chip select access time that is
only 67% of the address access time. In addition, the
P4C170 includes an output enable (OE) control to elimi-
nate data bus contention. The RAMs operate from a single
5V
±
10% tolerance power supply.
Access times as fast as 12 nanoseconds are available,
permitting greatly enhanced system operating speeds.
CMOS is used to reduce power consumption to a low 715
mW active, 193 mW standby.
The P4C168 and P4C169 are available in 20-pin (P4C170
in 22-pin) 300 mil DIP packages providing excellent board
level densities. The P4C168 is also available in 20-pin 300
mil SOIC and SOJ packages.
The P4C169 is also available in a 20-pin 300 mil SOIC
package. The P4C170 is also available in a 22-pin 300 mil
SOJ package.
FUNCTIONAL BLOCK DIAGRAM
A
ROW
SELECT
A
16,384-BIT
MEMORY
ARRAY
PIN CONFIGURATIONS
(7)
A
0
A
1
A
2
INPUT
DATA
CONTROL
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
V
CC
A
11
A
10
A
9
A
8
I/O
4
I/O
3
I/O
2
I/O
1
WE
A
0
A
1
A
2
A
3
A
4
A
5
A
6
A
7
CS
OE
GND
1
2
3
4
5
6
7
8
9
10
11
22
21
20
19
18
17
16
15
14
13
12
V
CC
A
11
A
10
A
9
A
8
NC
I/O
4
I/O
3
I/O
2
I/O
1
WE
I/O
1
I/O
2
I/O
3
I/O
4
COLUMN I/O
A
3
A
4
A
5
A
6
A
7
CE, CS
GND
POWER
DOWN
COLUMN
SELECT
CE or CS
WE
OE
NOTES:
CE
USED ON P4C168 ALSO FOR POWER DOWN FUNCTIONS
CE
USED ON P4C169 FAST CHIP SELECT
OE
OUTPUT ENABLE FUNCTION ON P4C170 ONLY
P4C168
ONLY
A
(5)
A
P4C168
P4C169
DIP (P2, D2) DIP (P2)
SOIC (S2)
SOIC (S2)
SOJ (J2)
TOP VIEW
P4C170
DIP (P3)
TOP VIEW
Means Quality, Service and Speed
1Q97
33
P4C168, P4C169, P4C170
MAXIMUM RATINGS
(1)
Symbol
V
CC
Parameter
Power Supply Pin with
Respect to GND
Terminal Voltage with
Respect to GND
(up to 7.0V)
Operating Temperature
Value
– 0.5 to +7
– 0.5 to
V
CC
+0.5
–55 to +125
Unit
V
Symbol
T
BIAS
T
STG
V
°C
P
T
I
OUT
Parameter
Temperature Under
Bias
Storage Temperature
Power Dissipation
DC Output Current
Value
– 55 to +125
– 65 to +150
1.0
50
Unit
°C
°C
W
mA
V
TERM
T
A
RECOMMENDED OPERATING CONDITIONS
Grade
(2)
Commercial
Military
Ambient Temp
0°C to 70°C
–55°C to +125°C
Gnd
0V
0V
V
CC
5.0V
±
10%
5.0V
±
10%
CAPACITANCES
(4)
(V
CC
= 5.0V, T
A
= 25°C, f = 1.0MHz)
Symbol
C
IN
C
OUT
Parameter
Input Capacitance
Conditions Typ. Unit
V
IN
= 0V
5
7
pF
pF
Output Capacitance V
OUT
= 0V
DC ELECTRICAL CHARACTERISTICS
P4C168/169/170
Symbol
V
IH
V
IL
V
HC
V
LC
V
CD
V
OL
V
OLC
V
OH
V
OHC
I
LI
I
LO
I
CC
I
SB
Parameter
Input High Voltage
Input Low Voltage
CMOS Input High Voltage
CMOS Input Low Voltage
Input Clamp Diode Voltage
Output Low Voltage
(TTL Load)
Output Low Voltage
(CMOS Load)
Output High Voltage
(TTL Load)
Output High Voltage
(CMOS Load)
Input Leakage Current
Output Leakage Current
Dynamic Operating
Current
Standby Power Supply
Current (TTL Input Levels)
P4C168 only
Standby Power
Supply Current
(CMOS Input Levels)
P4C168 only
V
CC
= Min., I
IN
= –18 mA
I
OL
= +8 mA, V
CC
= Min.
I
OLC
= +100
µA,
V
CC
= Min.
I
OH
= –4 mA, V
CC
= Min.
I
OHC
= –100
µA,
V
CC
= Min.
V
CC
= Max., V
IN
= GND to V
CC
V
CC
= Max.,
CS
= V
IH
,
V
OUT
= GND to V
CC
Mil.
Comm’l
Mil.
Comm’l
2.4
V
CC
–0.2
–10
–5
–10
–5
___
___
Test Conditions
Min
2.2
–0.5(3)
V
CC
–0.2
–0.5(3)
Max
V
CC
+0.5
0.8
V
CC
+0.5
0.2
–1.2
0.4
0.2
Unit
V
V
V
V
V
V
V
V
V
+10
+5
+10
+5
130
35
µA
µA
mA
mA
V
CC
= Max., f = Max., Outputs Open
CE
≥
V
IH
, V
CC
= Max., f = Max.,
Outputs Open
CE
≥
V
HC
, V
CC
= Max., f = 0,
Outputs Open
V
IN
≤
V
LC
or V
IN
≥
V
HC
I
SB1
___
15
mA
34
P4C168, P4C169, P4C170
AC CHARACTERISTICS—READ CYCLE
(V
CC
= 5V
±
10%, All Temperature Ranges)
(2)
Sym.
t
RC
t
AA
t
AC§
t
AC‡
t
OH
t
LZ‡
t
HZ†
t
OE†
t
OLZ†
t
OHZ†
t
RCS
t
RCH
t
PU§
t
PD§
Parameter
Read Cycle Time
Address Access Time
Chip Enable Access Time
Chip Select Access Time
Output Hold from Address Change
Chip Enable to Output in Low Z
Chip Disable to Output in High Z
Output Enable to Data Valid
Output Enable to Output in Low Z
Output Disable to Output in High Z
Read Command Setup Time
Read Command Hold Time
Chip Enable to Power Up Time
Chip Disable to Power Down Time
0
0
0
0
2
2
–12
12
12
12
8
2
2
6
8
0
6
0
0
0
12
–15
15
15
15
9
2
2
7
10
0
7
0
0
0
15
–20
20
20
20
12
2
2
9
12
0
9
0
0
0
20
–25
–35
Unit
ns
Min Max Min Max Min Max Min Max Min Max
25
25
25
15
2
2
10
15
0
11
0
0
0
25
35
15
15
15
35
35
35
20
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
§ P4C168 only
† P4C170 only
‡ Chip Select/Deselect for P4C169 and P4C170
TIMING WAVEFORM OF READ CYCLE NO. 1 (ADDRESS CONTROLLED)
(5,6)
(9)
t
RC
ADDRESS
t
AA
t
OH
DATA OUT
PREVIOUS DATA VALID
DATA VALID
Notes:
5.
WE
is HIGH for READ cycle.
6.
CE/CS
and
OE
are LOW for READ cycle.
35
P4C168, P4C169, P4C170
TIMING WAVEFORM OF READ CYCLE NO. 2 (CE
CS
CONTROLLED)
(5,7)
CE/CS
CE
READ CYCLE WAVEFORM NO. 2 (CS Controlled)
t
RC
CE/CS
(7)
(5,7)
t
AC
DATA VALID
t
OLZ
(7)
t
HZ
(7)
t
LZ
DATA OUT
HIGH IMPEDANCE
(7)
t
OHZ
t
OE
OE
(P4C170)
t
RCS
WE
I
CC
V
CC
SUPPLY
CURRENT
(P4C168 ONLY)
I
SB
t
PU
t
PD
t
RCH
TIMING WAVEFORM OF READ CYCLE NO. 3—P4C170 ONLY (OE CONTROLLED)
(5)
OE
(9)
t
RC
ADDRESS
t
AA
OE
t
OE
(8)
t
OH
t
OLZ
CS
AC
(8)
t
LZ
t
t
(8)
OHZ
(8)
t
HZ
DATA OUT
Notes:
7. ADDRESS must be valid prior to, or coincident with
CE/CS
transition
low. For Fast
CS,
t
AA
must still be met.
8. Transition is measured
±200mV
from steady state voltage prior to
change, with loading as specified in Figure 1.
1521 05
9. Read Cycle Time is measured from the last valid address to the first
transitioning address.
36
P4C168, P4C169, P4C170
AC ELECTRICAL CHARACTERISTICS - WRITE CYCLE
(V
CC
= 5V
±
10%, All Temperature Ranges)
(2)
Sym.
t
WC
t
CW
t
AW
t
AS
t
WP
t
AH
t
DW
t
DH
t
WZ
t
OW
Parameter
Write Cycle Time
Chip Enable Time to
End of Write
Address Valid to
End of Write
Address Set-up Time
Write Pulse Width
Address Hold Time
Data Valid to End
of Write
Data Hold Time
Write Enable to
Output in High Z
Output Active from
End of Write
0
–12
12
12
12
0
12
0
7
0
4
0
–15
15
15
15
0
15
0
8
0
5
0
–20
18
18
18
0
18
0
10
0
7
0
–25
20
20
20
0
20
0
10
0
7
0
–35
35
30
30
0
30
0
15
0
13
Min Max Min Max Min Max Min Max Min Max
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED)
(10)
WE
t
WC
ADDRESS
t
CW
CE/CS
t
AW
t
WP
WE
t
AS
DATA IN
t
WZ
DATA OUT
DATA UNDEFINED
HIGH IMPEDANCE
(8)
(12)
t
WR
t
AH
t
DW
DATA VALID
t
DH
t
OW
(8,11)
Notes:
10.
CE/CS
and
WE
must be LOW for WRITE cycle.
11. If
CE/CS
goes HIGH simultaneously with
WE
HIGH, the output
remains in a high impedance state.
12. Write Cycle Time is measured from the last valid address to the first
transitioning address.
37
More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

Recommended Resources

Electric massager circuit

The functional front stage adopts high-precision regulated power supply

555 practical DC stepless dimmer circuit diagram

motorcycle anti-theft alarm horn

Temperature control closed protection circuit

875p computer motherboard circuit diagram_062

Regarding FB, this is a very strange question. . I hope an expert can explain it. . .
Hardware platform, TQ2440 development board. Operating system: LINUX2.6.30.4. LCD: NEC NL8060BC31-17. Screen is set to 800*600 16bpp. Everything seems to be normal. I ran an application of MINIGUI. Th...
fengleigood Embedded System
Automatic design of LED backlight modules
Automatic design of LED backlight modules...
雪山飞狐 Power technology
Using ATMEGA88 chip to collect analog signals does not respond
The question is as the title The procedure is as follows #define F_CPU 8000000UL#includeavr/io.h#includeutil/delay.h#define INT8U unsigned char#define INT16U unsigned intconst INT8U SEG_CODE[]={0XC0,0...
ldk123 Microchip MCU
Comparative analysis of three processes for PCB component equipment
[i=s]This post was last edited by paulhyde on 2014-9-15 08:56[/i] After the PCB is produced, it needs to be assembled with components before it can be delivered for use. The most common assembly metho...
open82977352 Electronics Design Contest
About New Energy Vehicle Mode 2 IC-CPD Charging Gun Type A Leakage Current Sensor
It is not difficult for those who know, but difficult for those who don't. For cost considerations, our company plans to use type A leakage current sensor to make charging gun IC-CPD. I wonder if any ...
小笨蛋猫 Automotive Electronics
Embedded technology enthusiasts' study notes series (Part 1)
Embedded technology enthusiasts’ learning notes series (I) My major from undergraduate to graduate school is electronic engineering. Due to the needs of graduate research projects, I made some control...
binghai1029 Embedded System
Shortcut:   L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components

  1. GS816118BGD-200I
  2. SM30-09-FREQ2-15J3JH
  3. ABM8-FREQ-S-R200-E-H-T
  4. D38999/46WC98SB
  5. Q16PP3BXXSB24E-0EL
  6. 7203P1Y9ZBES2
  7. 77311-495-11
  8. BLU1210P-4592-QT5W
  9. AME8500CEFVCE46
  10. BZX84B3V6WT/R13
  11. BC858AWT/R7
  12. A3963HA-13P-YL

Popular Articles

  1. 51 MCU-interrupt function
  2. How to clean the oil cup of the insulating oil withstand voltage tester?
  3. How to choose explosion-proof motor_Precautions for selecting explosion-proof motor
  4. Volkswagen and Argo AI unveil first autonomous ID Buzz test car
  5. In the future, airless tires may become a popular trend in the selection of materials for self-driving cars
  6. Understanding the Autonomous Driving Test System in One Article
  7. The Huawei P50 Pocket has a 6.85-inch main screen and a 1-inch secondary screen on the back.
  8. Android development process based on Xunwei 4412 development board
  9. 2022 iPhone SE: Mainly upgraded processor, no major design changes
  10. Wireless Router Hardware Details Decoded

Technical ResourceMore

  1. Fall Detection Application Based on 3-Axis Accelerometer ADXL345
  2. 3D8S_Alpha_Light Cube Control Software
  3. Sheet metal stamping process tips and sheet metal parts design and manufacturing technology methods and atlas model practical manual
  4. Parmon (Parallel port monitoring program Parmon.rar contains source code)
  5. Class D amplifier principle and design
  6. Laker Full Custom IC Design Platform
  7. Parameters of more than 3,000 commonly used transistors and field effect tubes
  8. Design of low phase noise and low spurious frequency source based on HMC830
  9. Design of smart water card based on DS1991 and PIC microcontroller
  10. An Improved Algorithm for Reducing Peak-to-Average Ratio in OFDM Systems

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Index Files: 59  928  2270  911  939  2  19  46  26  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号