EEWORLDEEWORLDEEWORLD

Part Number

Search

P4C164-8L32ILF

Description
ULTRA HIGH SPEED 8K x 8 STATIC CMOS RAMS
Categorystorage    storage   
File Size184KB,16 Pages
ManufacturerPyramid Semiconductor Corporation
Websitehttp://www.pyramidsemiconductor.com/
Environmental Compliance
Download Datasheet Parametric View All

P4C164-8L32ILF Overview

ULTRA HIGH SPEED 8K x 8 STATIC CMOS RAMS

P4C164-8L32ILF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerPyramid Semiconductor Corporation
Parts packaging codeQFJ
package instructionQCCN,
Contacts32
Reach Compliance Codecompli
ECCN codeEAR99
Maximum access time8 ns
JESD-30 codeR-CQCC-N32
length13.97 mm
memory density65536 bi
Memory IC TypeSTANDARD SRAM
memory width8
Number of functions1
Number of terminals32
word count8192 words
character code8000
Operating modeASYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize8KX8
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeQCCN
Package shapeRECTANGULAR
Package formCHIP CARRIER
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Maximum seat height1.905 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formNO LEAD
Terminal pitch1.27 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
width11.43 mm
P4C164
ULTRA HIGH SPEED 8K x 8
STATIC CMOS RAMS
FEATURES
Full CMOS, 6T Cell
High Speed (Equal Access and Cycle Times)
– 8/10/12/15/20/25/35/70/100 ns (Commercial)
– 10/12/15/20/25/35/70/100 ns(Industrial)
– 12/15/20/25/35/45/70/100 ns (Military)
Low Power Operation
Output Enable and Dual Chip Enable Control
Functions
Single 5V±10% Power Supply
Data Retention with 2.0V Supply, 10 µA Typical
Current (P4C164L Military)
Common Data I/O
Fully TTL Compatible Inputs and Outputs
Standard Pinout (JEDEC Approved)
– 28-Pin 300 mil Plastic DIP, SOJ
– 28-Pin 600 mil Plastic DIP (70 & 100ns)
– 28-Pin 300 mil SOP (70 & 100ns)
– 28-Pin 300 mil Ceramic DIP
– 28-Pin 600 mil Ceramic DIP
– 28-Pin 350 x 550 mil LCC
– 32-Pin 450 x 550 mil LCC
– 28-Pin CERPACK
DESCRIPTION
The P4C164 is a 65,536-bit ultra high-speed static RAM
organized as 8K x 8. The CMOS memory requires no
clocks or refreshing and has equal access and cycle
times. Inputs are fully TTL-compatible. The RAM operates
from a single 5V±10% tolerance power supply. With
battery backup, data integrity is maintained with supply
voltages down to 2.0V. Current drain is typically 10 µA
from a 2.0V supply.
Access times as fast as 8 nanoseconds are available,
permitting greatly enhanced system operating speeds.
The P4C164 is available in 28-pin 300 mil DIP and SOJ, 28-
pin 600 mil plastic and ceramic DIP, 28-pin 350 x 550 mil
LCC, 32-pin 450 x 550 mil LCC, and 28-pin CERPACK.
The 70ns and 100ns P4C164s are available in the 600 mil
plastic DIP.
FUNCTIONAL BLOCK DIAGRAM
PIN CONFIGURATIONS
DIP (P5, P6, C5, C5-1, D5-1, D5-2),
SOJ (J5), CERPACK (F4), SOP(S6)
SEE PAGE 7 FOR LCC PIN CONFIGURATIONS
1519B
Document #
SRAM115
REV F
Revised June 2007
1
DSP emulator differences
1. What is the difference between real-time debugging tools and traditional emulators? DSP focuses on data stream processing, while MCU (such as X86, ARM) focuses on event processing. Data streams nee...
Jacktang DSP and ARM Processors
1kHz, 0dB test signal
I saw a question like this online, let's see what everyone thinks: Q: When testing DVD and audio equipment, a test signal is usually used, a 1kHz, 0dB signal. What is the specific definition of this s...
topwon Analog electronics
485 wireless transmission communication module
485 wireless transmission communication module ZLAN9700/ZLAN9743 LoRa is a cost-effective long-distance wireless communication solution. Compared with GPRS and 4G solutions, LoRa does not require mont...
wzzlin123 51mcu
A personal summary of Verilog grammar rules
Verilog Syntax Rules 1. Verilog is divided into the following four levels:l Low-order switching model: the circuit consists of switches and storage pointsl Logical level description: use and, or, buf,...
eeleader FPGA/CPLD
[RISC-V MCU CH32V103 Review] -- Advancing Wiki -- Opening
[i=s]This post was last edited by wintonson on 2021-1-18 23:51[/i]【 RISC-V MCU CH32V103 Review】---Advancing Wiki--Opening ——Miscellaneous talks, environment establishment, data organization, and code ...
wintonson Domestic Chip Exchange

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1359  2080  727  1167  1152  28  42  15  24  48 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号