EEWORLDEEWORLDEEWORLD

Part Number

Search

LFSPXO014988BULK

Description
HCMOS Output Clock Oscillator, 14.31818MHz Nom
CategoryPassive components    oscillator   
File Size736KB,2 Pages
ManufacturerIQD Frequency Products
Environmental Compliance
Download Datasheet Parametric Compare View All

LFSPXO014988BULK Online Shopping

Suppliers Part Number Price MOQ In stock  
LFSPXO014988BULK - - View Buy Now

LFSPXO014988BULK Overview

HCMOS Output Clock Oscillator, 14.31818MHz Nom

LFSPXO014988BULK Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerIQD Frequency Products
Reach Compliance Codecompliant
Is SamacsysN
Other featuresTRI-STATE; ENABLE/DISABLE FUNCTION; BULK
maximum descent time6 ns
Frequency Adjustment - MechanicalNO
frequency stability25%
Installation featuresSURFACE MOUNT
Nominal operating frequency14.31818 MHz
Maximum operating temperature70 °C
Minimum operating temperature-10 °C
Oscillator typeHCMOS
Output load15 pF
physical size7.5mm x 5.0mm x 1.3mm
longest rise time6 ns
Maximum supply voltage3.6 V
Minimum supply voltage3 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry45/55 %
Base Number Matches1
Crystal Clock Oscillator Specification
Part No. + Packaging:
LFSPXO014988Bulk
Description
Surface mount oscillator in a ceramic package with a
hermetically sealed metal lid
Model
IQXO-71
Model Issue number
11
Frequency Parameters
Frequency
Frequency Stability
Operating Temperature Range
Ageing
Electrical Parameters
14.318180MHz
±25.00ppm
-10.00 to 70.00°C
±5ppm max in 1st year
Supply Voltage
Current Draw
Output Details
3.3V ±0.3V
12.00mA
Output Compatability
Drive Capability
Rise and Fall Time
Duty Cycle
Output Control
HCMOS
15pF max
6.0ns max
45/55%
Outline (mm)
Tri-state Operation:
Logic ‘1’ (0.7Vs min) to pad 1 enables oscillator output
Logic ‘0’ (0.3Vs max) to pad 1 disables oscillator output; when
disabled the oscillator output goes to the high impedance state
No connection to pad 1 enables oscillator output
Environmental Parameters
Shock: MIL-STD-202F, Method 213B: 1000G, 0.5ms, 1/2 sine
Vibration: MIL-STD-202F, Method 204D, Test Condition D:
20G, frequency range 10-2000Hz 2hrs in 3 mutually
perpendicular planes (total 6hrs)
Storage Temperature Range: –55 to 125°C
Compliance
Test Circuit
RoHS Status (2011/65/EU)
REACh Status
MSL Rating (JDEC-STD-033):
Packaging Details
Compliant
Compliant
Not Applicable
Pack Style: Bulk
Pack Size: 100
Loose in bulk pack
Alternative packing option available
Sales Office Contact Details:
UK: +44 (0)1460 270200
Germany: 0800 1808 443
France: 0800 901 383
USA: +1.760.318.2824
Email: info@iqdfrequencyproducts.com
Web: www.iqdfrequencyproducts.com
Page 1 of 2

LFSPXO014988BULK Related Products

LFSPXO014988BULK
Description HCMOS Output Clock Oscillator, 14.31818MHz Nom
Is it Rohs certified? conform to
Maker IQD Frequency Products
Reach Compliance Code compliant
Is Samacsys N
Other features TRI-STATE; ENABLE/DISABLE FUNCTION; BULK
maximum descent time 6 ns
Frequency Adjustment - Mechanical NO
frequency stability 25%
Installation features SURFACE MOUNT
Nominal operating frequency 14.31818 MHz
Maximum operating temperature 70 °C
Minimum operating temperature -10 °C
Oscillator type HCMOS
Output load 15 pF
physical size 7.5mm x 5.0mm x 1.3mm
longest rise time 6 ns
Maximum supply voltage 3.6 V
Minimum supply voltage 3 V
Nominal supply voltage 3.3 V
surface mount YES
maximum symmetry 45/55 %
Base Number Matches 1
Problems with SPWM inverter circuit of single chip microcomputer
As shown in the figure, it is an inverter circuit diagram made by someone else. I now have some questions: (1) What are the functions of the two voltage-stabilizing diodes and resistors marked 1 in th...
xzyxtt Analog electronics
h05mixddst02v231.lib process library
I'm in urgent need of h05mixddst02v231.lib process library. If anyone has it, please share it with me....
159480 PCB Design
Multiplexing problem?
How to convert multi-channel signals into single-channel signal output...
eeleader FPGA/CPLD
Audio circuits stacked together
[color=#000][backcolor=rgb(230, 246, 230)][font=Tahoma, Helvetica, SimSun, sans-serif]I want to add the left and right channels of the mobile phone output together, then pass through the power amplifi...
麻袋 Analog electronics
EE_FPGA V2.0 Schematic
...
chenzhufly FPGA/CPLD
I have never been very clear about differential lines. Do the differential lines on this four-layer board need to be grounded? Can any expert give me some advice?
I just changed my job from another industry and only attended some training. I have only a vague understanding of some issues. I read some information online and found that some differential lines req...
asionl PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2761  1946  413  1600  566  56  40  9  33  12 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号