EEWORLDEEWORLDEEWORLD

Part Number

Search

P3C1011-20TM

Description
HIGH SPEED 128K x 16 (2 MEG) STATIC CMOS RAM
Categorystorage    storage   
File Size110KB,10 Pages
ManufacturerPyramid Semiconductor Corporation
Websitehttp://www.pyramidsemiconductor.com/
Download Datasheet Parametric View All

P3C1011-20TM Overview

HIGH SPEED 128K x 16 (2 MEG) STATIC CMOS RAM

P3C1011-20TM Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Parts packaging codeTSOP2
package instructionTSOP2,
Contacts44
Reach Compliance Codecompli
ECCN code3A001.A.2.C
Maximum access time20 ns
JESD-30 codeR-PDSO-G44
JESD-609 codee0
length18.415 mm
memory density2097152 bi
Memory IC TypeSTANDARD SRAM
memory width16
Number of functions1
Number of terminals44
word count131072 words
character code128000
Operating modeASYNCHRONOUS
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
organize128KX16
Package body materialPLASTIC/EPOXY
encapsulated codeTSOP2
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Maximum seat height1.194 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTIN LEAD
Terminal formGULL WING
Terminal pitch0.8 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width10.16 mm
Base Number Matches1
P3C1011
HIGH SPEED 128K x 16 (2 MEG)
STATIC CMOS RAM
FEATURES
High Speed (Equal Access and Cycle Times)
— 10/12/15/20 ns (Commercial)
— 12/15/20 ns (Industrial)
— 20/25/35 (Military)
Low Power
— 360 mW (max.)
Single 3.3V ± 0.3V Power Supply
2.0V Data Retention
Easy Memory Expansion Using
CE
and
OE
Inputs
Fully TTL Compatible Inputs and Outputs
Advanced CMOS Technology
Fast t
OE
Automatic Power Down when deselected
Packages
—44-Pin SOJ, TSOP II
DESCRIPTION
The P3C1011 is a 131,072 words by 16 bits high-speed
CMOS static RAM. The CMOS memory requires no
clocks or refreshing, and has equal access and cycle
times. Inputs are fully TTL-compatible. The RAM oper-
ates from a single 3.3V ± 0.3V tolerance power
supply.
Access times as fast as 10 nanoseconds permit greatly
enhanced system operating speeds. CMOS is utilized
to reduce power consumption to a low level. The P3C1011
is a member of a family of PACE RAM™ products offer-
ing fast access times.
The P3C1011 device provides asynchronous operation
with matching access and cycle times. Memory loca-
tions are specified on address pins A
0
to A
17
. Reading is
accomplished by device selection (CE and output en-
abling (OE) while write enable (WE) remains HIGH. By
presenting the address under these conditions, the data
in the addressed memory location is presented on the
data input/output pins. The input/output pins stay in the
HIGH Z state when either
CE
or
OE
is HIGH or
WE
is
LOW.
For both reading and writing, the Byte Enable control lines
(BLE for I/O
0-7
and
BHE
for I/O
8-15
) allow for the selection
of only 8 of the 16 I/O lines if desired. When a Byte
Enable control line is HIGH, the corresponding I/Os are
active.
Package options for the P3C1011 include 44-pin SOJ and
TSOP packages.
FUNCTIONAL BLOCK DIAGRAM
PIN CONFIGURATION
1519B
SOJ
TSOP II
Document #
SRAM131
REV OR
Revised March 2006
1
Disk-cone antenna HFSS model for study reference.
Disk-cone antenna HFSS model for study reference....
fengzusheng RF/Wirelessly
Icon interface control system based on GD32F350
[i=s]This post was last edited by jinglixixi on 2018-10-18 20:46[/i] [align=left]1. Development background[/align][align=left]With the diversification of display devices, the human-computer interactio...
jinglixixi GD32 MCU
Help others and achieve self-realization——EEWORLD Q&A List (10th issue)
[size=4][backcolor=red][color=#ffffff][b] *[/b][b]*[/b][b]*[/b][b]Activity rules[/b][b]*[/b][b]*[/b][b]*[/b][/color][/backcolor] The new activity rules will take the form of points + ranking. The top ...
okhxyyo Talking
A novice asks for advice. There are several problems when measuring frequency with AVR.
Two interrupts are used, external interrupt and benefit interrupt. How to control the order of these two interrupts? Is it related to the position of the main interrupt? And is the timer num++ indepen...
solo_angel MCU
FLASH->ACR question
When setting the system clock, you must first set the FLASH waiting period, otherwise the program may run away,that is, this sentence: FLASH->ACR|=0x32;================================But I can't find...
liyi885 stm32/stm8
EEWORLD University Hall----Operating System Zhejiang University (Li Shanping)
Operating Systems Zhejiang University (Li Shanping) : https://training.eeworld.com.cn/course/5840Operating system is one of the most active subjects in the field of computer science and technology, so...
木犯001号 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2550  1075  672  639  14  52  22  14  13  1 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号