1N4113D datasheet, PDF - EEWORLD Datasheet

1N4113D: Description19V, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE, DO-7; CategoryDiscrete semiconductor diode; File Size31KB，1 Pages; ManufacturerAeroflex; Websitehttp://www.aeroflex.com/

Download Datasheet Parametric View All

1N4113D Overview

19V, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE, DO-7

Parameter Name	Attribute value
package instruction	O-LALF-W2
Reach Compliance Code	unknown
ECCN code	EAR99
Is Samacsys	N
Other features	LOW NOISE
Shell connection	ISOLATED
Configuration	SINGLE
Diode component materials	SILICON
Diode type	ZENER DIODE
Maximum dynamic impedance	150 Ω
JEDEC-95 code	DO-7
JESD-30 code	O-LALF-W2
JESD-609 code	e0
Number of components	1
Number of terminals	2
Maximum operating temperature	200 °C
Package body material	GLASS
Package shape	ROUND
Package form	LONG FORM
polarity	UNIDIRECTIONAL
Maximum power dissipation	0.25 W
Certification status	Not Qualified
Nominal reference voltage	19 V
Maximum reverse current	0.05 µA
surface mount	NO
technology	ZENER
Terminal surface	TIN LEAD
Terminal form	WIRE
Terminal location	AXIAL
Maximum voltage tolerance	1%
Working test current	0.25 mA
Base Number Matches	1

Ad-free, green version of speech synthesis software: Download...; xunke Download Centre

[Transfer] DIY an awesome battery box: First, here are the effect picturesFirst, find some 18650 batteriesThen use these small iron rings to make the positive and negative poles of the battery box. The washers on the screws can be used as ...; eric_wang Creative Market

WINCE4.2 installation error, please help!: An error occurred during the installation of WINCE4.2. The error message is as follows: Error 21337. Setup encountered problems installing some critical emulation components. You may continue the inst...; 小飞龙 Embedded System

Verilog failed to write frequency counter FPGA (cyclone4) development board experience 05: It is not right to not learn HDL language after getting an FPGA board. I looked at the Verilog tutorial and felt that it was too empty to just read it. I might as well do something. So I decided to ma...; astwyg FPGA/CPLD

stm32 learning (3)--GPIO: The IO ports of STM32 can be configured into 8 modes by software: 1. Input floating 2. Input pull-up 3. Input pull-down 4. Analog input 5. Open-drain output 6. Push-pull output 7. Push-pull multiplexi...; tzzhuang stm32/stm8

SDRAM controller: I want to know how to implement the arbitration code in the command of the sdram controller code segment? The code segment is as follows: // set command_delay shift register and command_done flag // T...; 小霍 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components