18GL-4/AU datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Wireless rf/communication> Radio frequency and microwave> 18GL-4/AU

18GL-4/AU: DescriptionFixed Attenuator, 0MHz Min, 18000MHz Max, ROHS COMPLIANT PACKAGE; CategoryWireless rf/communication Radio frequency and microwave; File Size39KB，1 Pages; ManufacturerAPI Technologies; Websitehttp://www.apitech.com/about-api

Download Datasheet Parametric View All

18GL-4/AU Overview

Fixed Attenuator, 0MHz Min, 18000MHz Max, ROHS COMPLIANT PACKAGE

18GL-4/AU Parametric

Parameter Name	Attribute value
Reach Compliance Code	compliant
Other features	SMP-F; SMP-M
Nominal attenuation	4 dB
Characteristic impedance	50 Ω
structure	COAXIAL
Maximum input power (CW)	33.01 dBm
JESD-609 code	e4
Maximum operating frequency	18000 MHz
Minimum operating frequency
Maximum operating temperature	85 °C
Minimum operating temperature	-55 °C
RF/Microwave Device Types	FIXED ATTENUATOR
Terminal surface	GOLD
Maximum voltage standing wave ratio	1.35
Base Number Matches	1

Preview

Download Datasheet

View All

ATTENUATORS

GPO™ / DC - 18 GHz, 2 Watts

SPECIFICATIONS:

Models: G, GL, P, PL

Electrical:

Frequency Range

Standard dB Values

Atten. Accuracy:

0 - 6 dB

7 - 12 dB

13, 20 & 30 dB

VSWR

DC - 8 GHz

8 - 18 GHz

Input Power

Impedance

Operating Temp Range

DC - 18 GHz

0 - 13, 20 & 30 dB

In 1 dB Increments

±0.4 dB

±0.6 dB

±0.8 dB

1.25:1 Max.

1.35:1 Max.

2 Watts Avg. @ 25°C

Derated Linearly to 0.5 Watts @ +125 C

LENGTH

GPO /SMP

MALE

Ø.25

[6.4]

50 Ohms

-55°C to +85°C

Mechanical:

GPO

/SMP Connectors

Gold Plated Beryllium Copper

Passivated Stainless Steel

GPO Connectors Mate with SMP Connectors IAW MIL-STD-348

GPO /SMP FEMALE

Conductors

Barrel**

** For a Gold Plated Barrel add /AU to the Model Number

GPO is a trademark of Corning Gilbert Inc.

LENGTH

Base Model

Number

18G-YY,18GL-YY

18P-YY, 18PL-YY

18G-YYM, 18GL-YYM

18P-YYM, 18PL-YYM

18G-YYF

18P-YYF

Connector

Configuration

Male/Female

Male/Male

Female/Female

Inches

0 - 12 dB

Millimeters

[15.49 ±1.27]

[14.99 ±1.27]

[16.00 ±1.27]

13, 20 & 30 dB

Inches

Millimeters

.74 ±.05

.72 ±.05

.76 ±.05

[18.80 ±1.27]

[18.29 ±1.27]

[19.30 ±1.27]

.61 ±.05

.59 ±.05

.63 ±.05

HOW TO ORDER:

Model Number:

18YZ-XXY/FF

Connector Configuration

= Male/Female

F = Female/Female

M = Male/Male

Ordering Examples:

Model Number:

18G-20

DC - 18 GHz; GPO Male/female

Male has Full Detent Interface

Model Number:

18PL-03

DC - 26.5 GHz; SMP Male/Female

Male has Limited Detent Interface

Connector Type

G = GPO Connectors

P = SMP Connectors

Finish

= Passivated Barrel

/AU = Gold Plated Barrel

dB Value

Connector Style

= Full Detent Male Interface

Force is Engage: 15.0 Lbs. Max.

L = Limited Detent Male Interface

Force is Engage: 5.0 Lbs. Max.

Note: Dimensions in Brackets are Expressed in Millimeters and are for Reference Only.

Design, specifications are subject to change without notice. Contact factory for technical

specifications before purchasing and/or use.

18G-ATT: REV -

Aeroflex / Inmet, Inc.

• 300 Dino Drive, Ann Arbor, MI 48103 • U.S.A.

888-244-6638 or 734-426-5553 • FAX: 734-426-5557

www.aeroflex-inmet.com • sales@aeroflex-inmet.com

Recommended Resources

Typical circuit of three-terminal fixed stabilizerb

Fixed 5V (1A) switching regulator circuit diagram

STK4152II audio IC circuit diagram

Ricoh FT4000 series copier power supply circuit diagram

Sanle brand WP-600A mechanical microwave oven circuit diagram

Remote control anti-theft alarm circuit controlled by PIC microcontroller

Xilinx acquires Auviz Systems, the battle between FPGA and GPU is finally about to begin: [url=http://www.leiphone.com/news/201609/S5tIHYiVfuXepluM.html]Original address[/url] Today, Xilinx announced the acquisition of Auviz Systems, shocking the artificial intelligence community. Auviz Sy...; 白丁 FPGA/CPLD

Design and implementation of signal acquisition based on DSP and FPGA: Design block diagram and implementation code of signal acquisition based on DSP and FPGA...; jiakun260 DSP and ARM Processors

MPLAB compile problem: Clean: Deleting intermediary and output files. Clean: Deleted file "C:\Program Files\Microchip\lzz1\lzz001.cce". Clean: Done. Executing: "C:\HT-PIC\BIN\PICC.EXE" -C -E"lzz001.cce" "lzz001.c" -O"lzz001...; youliam Embedded System

Regarding the nios burning problem, please help: I used ep2s180f1020i4 chip, configured chip epcs64, and used flash programmer to burn. From the status bar, it can be seen that the burning is successful, but there is no response after power on. Not ...; xixiangnan FPGA/CPLD

About am335x dual network port problem: Hello everyone: I use am3352 to connect two phys of different models (RTL8201 and IP101G). The phy physical addresses are 0 and 3, corresponding to network port 0 and network port 1 respectively, and ...; wangtongsheng DSP and ARM Processors

To make a simple PDA for around 200 yuan, which ARM should I choose?: I am planning to make a simple PDA with some basic functions, such as notepad, schedule, electronic dictionary, etc. It uses a small LCD display and touch screen input. I hope it has low power consump...; lfjwfm ARM Technology

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components