NBSG16VSMNR2 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Analog mixed-signal IC> Drivers and interfaces> NBSG16VSMNR2

NBSG16VSMNR2: DescriptionLINE TRANSCEIVER, PBGA16; CategoryAnalog mixed-signal IC Drivers and interfaces; File Size242KB，14 Pages; ManufacturerON Semiconductor; Websitehttp://www.onsemi.cn; Related ProductsFound4parts with similar functions to NBSG16VSMNR2

Download Datasheet Parametric Compare View All

NBSG16VSMNR2 Overview

LINE TRANSCEIVER, PBGA16

NBSG16VSMNR2 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	ON Semiconductor
Parts packaging code	QFN
package instruction	QFN-16
Contacts	16
Reach Compliance Code	_compli
ECCN code	EAR99
Other features	NECL MODE: VCC = 0V WITH VEE = -2.375V TO -3.465V
Differential output	YES
Number of drives	1
High level input current maximum value	0.0001 A
Input properties	DIFFERENTIAL
Interface integrated circuit type	LINE TRANSCEIVER
Interface standards	GENERAL PURPOSE
JESD-30 code	S-XQCC-N16
JESD-609 code	e0
length	3 mm
Number of functions	1
Number of terminals	16
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	UNSPECIFIED
encapsulated code	HVQCCN
Encapsulate equivalent code	LCC16,.12SQ,20
Package shape	SQUARE
Package form	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)	240
power supply	+-2.5/+-3.3 V
Certification status	Not Qualified
Maximum receive delay	0.18 ns
Number of receiver bits	1
Maximum seat height	1 mm
Maximum supply voltage	3.465 V
Minimum supply voltage	2.375 V
Nominal supply voltage	2.5 V
surface mount	YES
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn90Pb10)
Terminal form	NO LEAD
Terminal pitch	0.5 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	30
maximum transmission delay	0.18 ns
width	3 mm

Preview

Download Datasheet

View All

NBSG16VS

2.5V/3.3V SiGe Differential

Receiver/Driver with

Variable Output Swing

Description

QFN−16

MN SUFFIX

CASE 485G

Features

•

Maximum Input Clock Frequency up to 12 GHz Typical

Maximum Input Data Rate up to 12 Gb/s Typical

40 ps Typical Rise and Fall Times (V

CTRL

= V

−

1 V)

120 ps Typical Propagation Delay (V

CTRL

= V

−

1 V)

Variable Swing PECL Output with Operating Range: V

= 2.375 V to

3.465 V with V

= 0 V

Variable Swing NECL Output with NECL Inputs with

Operating Range: V

= 0 V with V

−2.375

V to

−3.465

Output Level (100 mV to 750 mV Peak−to−Peak Output;

−

= 3.0 V to 3.465 V), Differential Output Only

Internal Input Termination Resistors

Compatible with Existing 2.5 V/3.3 V EP Devices

and V

Reference Voltage Output

Pb−Free Packages are Available

= Assembly Location

= Wafer Lot

= Year

= Work Week

= Pb−Free Package

(Note: Microdot may be in either location)

*For additional marking information, refer to

Application Note AND8002/D.

ORDERING INFORMATION

See detailed ordering and shipping information in the package

dimensions section on page 12 of this data sheet.

Semiconductor Components Industries, LLC, 2008

September, 2008

−

Rev. 12

Publication Order Number:

NBSG16VS/D

ÇÇ

The NBSG16VS is a differential receiver/driver targeted for high

frequency applications that require variable output swing. The device

is functionally equivalent to the EP16VS device with much higher

bandwidth and lower EMI capabilities. This device may be used for

applications driving VCSEL lasers.

Inputs incorporate internal 50

termination resistors and accept

NECL (Negative ECL), PECL (Positive ECL), LVTTL, LVCMOS,

CML, or LVDS. The output amplitude is varied by applying a voltage

to the V

CTRL

input pin. Outputs are variable swing ECL from 100 mV

to 750 mV amplitude, optimized for operation from

−

= 3.0 V to 3.465 V.

The V

and V

pins are internally generated voltage supplies

available to this device only. The V

is used as a reference voltage

for single−ended NECL or PECL inputs and the V

pin is used as a

reference voltage for LVCMOS inputs. For single−ended input

operation, the unused complementary differential input is connected to

or V

as a switching reference voltage. V

or V

may also

rebias AC−coupled inputs. When used, decouple V

and V

via a

0.01

capacitor and limit current sourcing or sinking to 0.5 mA.

When not used, V

and V

outputs should be left open.

http://onsemi.com

MARKING DIAGRAMS*

SGS

ALYWG

FCBGA−16

BA SUFFIX

CASE 489

16VS

ALYWG

NBSG16VSMNR2 Related Products

	NBSG16VSMNR2	NBSG16VS
Description	LINE TRANSCEIVER, PBGA16	LINE TRANSCEIVER, PBGA16
Differential output	YES	Yes
Input properties	DIFFERENTIAL	DIFFERENTIAL
Interface standards	GENERAL PURPOSE	GENERAL PURPOSE
Number of functions	1	1
Number of terminals	16	16
Maximum operating temperature	85 °C	85 Cel
Minimum operating temperature	-40 °C	-40 Cel
Number of receiver bits	1	1
surface mount	YES	Yes
Temperature level	INDUSTRIAL	INDUSTRIAL
Terminal form	NO LEAD	BALL
Terminal location	QUAD	BOTTOM

Recommended Resources

Y-△ starts reactive power local compensation circuit a

Flashing lights that make bird calls

Use the TV remote control to turn off the power supply of electrical appliances circuit diagram

Bridge voltage stabilizing circuit using voltage regulator tube

Low speed monostable circuit

NBSG16VSMNR2 Similar Products

Part Number	Manufacturer	Description
NBSG16VSMNG	Rochester Electronics	LINE TRANSCEIVER, QCC16, LEAD FREE, QFN-16
NBSG16VSMN	ON Semiconductor(安森美)	Buffers & Line Drivers 2.5V/3.3V SiGe Diff
NBSG16VSMNR2G	ON Semiconductor(安森美)	Buffers & Line Drivers 2.5V/3.3V SiGe Diff w/Variable Output
NBSG16VSMNHTBG	ON Semiconductor(安森美)	Buffers & Line Drivers BBG 2.5V/3.3V SIGE DIFF

FPGA Experts' Experience: [size=3]FPGA experts share their experiences[/size] [size=3][/size]...; 呱呱 FPGA/CPLD

Has anyone made a program to display a sine wave on an avr mega128 on a 12864 LCD?: Thank you...; a156392343 Microchip MCU

What is an integrated operational amplifier?: [size=4] Integrated operational amplifiers are highly versatile active devices. They can be used not only for signal calculation, processing, transformation and measurement, but also for generating si...; fish001 Analogue and Mixed Signal

c setting code, please explain it.: #define bwMCDR2_ADDRESS 4 #define bsMCDR2_ADDRESS 17 #define bmMCDR2_ADDRESS BIT_MASK(MCDR2_ADDRESS) #define BIT_MASK(__bf) (((1U << (bw ## __bf)) - 1) << (bs ## __bf)) #define SET_BITS(__dst, __bf, _...; christina.feng Embedded System

It's easy to understand by looking at the picture -- New technology of HDMI2.0a: HDMI 1.0 was released, and now HDMI 2.0a has arrived. Let's skip the past. Let's take a look at what new features HDMI 2.0a has...; 5525 FPGA/CPLD

Summary of C28x series development board information posts by learning by doing: 1. Registration post: [url=https://bbs.eeworld.com.cn/post.php?action=edit&fid=92&tid=356122&pid=1401969&page=1&extra=page%3D1]https://bbs.eeworld.com.cn/post.php?action=edit&fid=92&tid=356122&pid=140...; 安_然 Microcontroller MCU

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components