EEWORLDEEWORLDEEWORLD

Part Number

Search

BU8SRC

Description
BU8SRC
Categorylogic    logic   
File Size140KB,5 Pages
ManufacturerAMS
Websitehttps://ams.com/zh
Download Datasheet Parametric View All

BU8SRC Overview

BU8SRC

BU8SRC Parametric

Parameter NameAttribute value
MakerAMS
package instruction,
Reach Compliance Codeunknown
Slew-Rate Controlled Output Buffer
BU8SRC
DATA SHEET
Process
C35 (0.35µ m)
Description
The BU8SRC is a Slew-Rate Controlled (SRC) pad-limited output
buffer with 8mA drive strength. It offers significant reductions of
the conducted and radiated electromagnetic emissions of
integrated circuits. With the two Slew-Rate Control Input Pins
(St0 and St1) the slew-rate of the output signal can be adjusted
in four different values:
St0 = St1 = 0
=> slew-rate 1 (highest)
St0 = 1 / St1 = 0 => slew-rate 2
St0 = 0 / St1 = 1 => slew-rate 3
St0 = St1 = 1
=> slew-rate 4 (lowest)
The slew-rate can be set to a fixed value, or it can be varied
during the operation by simply changing the values of the two
Slew-Rate Control Input Pins. In addition to the BU8SRC output
buffer with selectable slew rates there are also four versions
available with fixed slew rates (BU8SRC_00, BU8SRC_01,
BU8SRC_10, and BU8SRC_11).
Using these output buffers the ground bounce amplitude as well
as the ringing of the output signal can be reduced significantly.
They should be used in designs where the reduction of the
electromagnetic emission as well as the signal integrity of
integrated circuits is of interest.
Key Features
Œ
Œ
Œ
Œ
Œ
Œ
Œ
Œ
Œ
Œ
Œ
Œ
Pad-limited 52.762 mil² / 34040 µ m²
EMC optimized Output Buffer
Selectable slew-rate (four slew-rates possible)
Ability of changing the slew-rate during operation of the
integrated circuit
No crowbar current of the output transistors
Optimized di/dt for low radiated and conducted
electromagnetic emissions
Distributed and weighted technique
Over- and undershoot (ringing) reduction
Reduction of the high frequency spectral content
Selected slew-rate is independent of the slew-rate of the
input signal
Dynamic switching current optimized
Available in C35B3 (3 metal) and C35B4 (4 metal)
Pinlist
Pin
A
PAD
St0
St1
Description
Input
Output
Slew-Rate Control Input
Slew-Rate Control Input
Typ
DIN
DOUT
DIN
DIN
0.005pF
0.005pF
Cap
0.037pF
Symbol
Revision A, 03.12.03
Page 1 of 5
Experience in dealing with the problem of unbalanced current in annealing furnace cables
Recently, I dealt with a problem about the unbalanced current of the annealing furnace cable in our unit, and gained a lot. I would like to share it with you here. The problem is this: at first we fou...
eeleader Industrial Control Electronics
It's Friday again
It's Friday again. I'll leave work after posting this....
小小小小菜鸟 Talking
Vivado Learning 1- Error in calling and instantiating IP
I haven't touched software for a long time. I feel unfamiliar with the code if I don't look at it for three days. When I start a new project, I choose the following chips: Artix-7 series Artix-7 serie...
suoma FPGA/CPLD
PDA and Bluetooth device verification, connection issues
{ CString s; s.Format(L"Could no...
z229586 Embedded System
I am planning to DIY a 430 development board with a downloader.
I am planning to DIY a 430 development board with a downloader. Please sign up to participate. Please report the resources you need so that I can build it on the board....
fengzhang2002 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2209  983  1440  1534  2243  45  20  29  31  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号