MT4C4001JC-10/883C datasheet, PDF

Datasheet> All Categories > MT4C4001JC-10/883C

Preview

MT4C4001JC-10/883C: Description1 MEG x 4 DRAM Fast Page Mode DRAM; File Size234KB，20 Pages; ManufacturerAUSTIN; Websitehttp://www.austinsemiconductor.com/

Download Datasheet View All

MT4C4001JC-10/883C Overview

1 MEG x 4 DRAM Fast Page Mode DRAM

Preview

Download Datasheet

View All

DRAM

Austin Semiconductor, Inc.

1 MEG x 4 DRAM

Fast Page Mode DRAM

AVAILABLE AS MILITARY

SPECIFICATIONS

• SMD 5962-90847

• MIL-STD-883

DQ1

DQ2

WE\

RAS\

Vcc

20-Pin DIP (C, CN)

MT4C4001J

PIN ASSIGNMENT

(Top View)

Vss

DQ4

DQ3

CAS\

OE\

20-Pin SOJ (ECJ),

20-Pin LCC (ECN), &

20-Pin Gull Wing (ECG)

DQ1

DQ2

WE\

RAS\

Vss

DQ4

DQ3

CAS\

OE\

FEATURES

• Industry standard x4 pinout, timing, functions, and

packages

• High-performance, CMOS silicon-gate process

• Single +5V±10% power supply

• Low-power, 2.5mW standby; 300mW active, typical

• All inputs, outputs, and clocks are fully TTL and CMOS

compatible

• 1,024-cycle refresh distributed across 16ms

• Refresh modes: RAS\-ONLY, CAS\-BEFORE-RAS\

(CBR), and HIDDEN

• FAST PAGE MODE access cycle

• CBR with WE\ a HIGH (JEDEC test mode capable via

WCBR)

Vcc

20-Pin DIP (CZ)

OE\ 1

DQ3 3

Vss

2 CAS\

4 DQ4

6 DQ1

8 WE\

10 A9

12 A1

14 A3

16 A4

18 A6

20 A8

DQ2 7

RAS\

A0 11

A2 13

Vcc 15

A5 17

A7 19

OPTIONS

• Timing

70ns access

80ns access

100ns access

120ns access

• Packages

Ceramic DIP (300 mil)

Ceramic DIP (400 mil)

Ceramic LCC*

Ceramic ZIP

Ceramic SOJ

Ceramic Gull Wing

MARKING

-7

-8

-10

-12

GENERAL DESCRIPTION

The MT4C4001J is a randomly accessed solid-state

memory containing 4,194,304 bits organized in a x4

configuration. During READ or WRITE cycles each bit is

uniquely addressed through the 20 address bits which are

entered 10 bits (A0-A9) at a time. RAS\ is used to latch the

first 10 bits and CAS\ the later 10 bits. A READ or WRITE

cycle is selected with the WE\ input. A logic HIGH on WE\

dictates READ mode while a logic LOW on WE\ dictates

WRITE mode. During a WRITE cycle, data-in (D) is latched

by the falling edge of WE\ or CAS\, whichever occurs last. If

WE\ goes LOW prior to CAS\ going LOW, the output pin(s)

remain open (High-Z) until the next CAS\ cycle. If WE\ goes

LOW after data reaches the output pin(s), Qs are activated and

retain the selected cell data as long as CAS\ remains low

(regardless of WE\ or RAS\). This LATE WE\ pulse results in

a READ-WRITE cycle. The four data inputs and four data

outputs are routed through four pins using common I/O and

pin direction is controlled by WE\ and OE\. FAST-PAGE-

MODE operations allow faster data operations (READ,

WRITE, or READ-MODIFY-WRITE) within a row address

(A0-A9) defined page boundary. The FAST PAGE MODE

(continued)

Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.

ECN

ECJ

ECG

No.

103

104

202

400

504

600

*NOTE:

If solder-dip and lead-attach is desired on LCC

packages, lead-attach must be done prior to the solder-

dip operation.

For more products and information

please visit our web site at

www.austinsemiconductor.com

MT4C4001J

Rev. 1.5 10/02

Recommended Resources

Simple 1-12V constant current charging circuit diagram

Simple lithium battery charger circuit principle

Forty variable oscillators with single control.gif

Voice controlled lantern circuit.gif

Application circuit of PT2262-IR

C2000 Sunbathing F28035: A smile:TI's F28035 minimum system;This board is from TI, so I won't say more....; dontium Microcontroller MCU

[Sipeed LicheeRV 86 Panel Review] 8-Configure the Compilation Toolchain Again-Run HelloWord: Previous article: [Sipeed LicheeRV 86 Panel Review] 4-Building the compilation environment , I tried to build the compilation environment and test the HelloWorld program. When I ran it on the board, i...; DDZZ669 Domestic Chip Exchange

The lighting in Las Vegas is a bit big, costing 11.6 billion yuan, and the driver is ICND2200 from Guoxin: "Recently, the world's largest spherical immersive experience center was built by Madison Square Garden Entertainment (MSG) and Las Vegas Sands. 'MSG Sphere' will cost 11.6 billion yuan and become the...; nmg Domestic Chip Exchange

National Undergraduate Electronic Design Competition…First Prize Works (4): [i=s]This post was last edited by paulhyde on 2014-9-15 04:14[/i] [size=5]Designs for electronic meter error detector, high-precision programmable voltage amplifier, wireless drop detection system, sm...; lk972105 Electronics Design Contest

DSP281X variable address location problem: [size=4]In programming combined with hardware, some variables require specific addresses. [/size] [size=4] [/size] [size=4]Generally, pointer variables can be used. [/size] [size=4]For example: [/size...; Jacktang DSP and ARM Processors

Strange problem with jk trigger: JK flip-flop sn74ls112, prc and clr are high at the same time, j and k are also high at the same time, clk rising edge flips...; my_friend_ship4 TI Technology Forum

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components