EEWORLDEEWORLDEEWORLD

Part Number

Search

531AC867M000DG

Description
LVPECL Output Clock Oscillator, 867MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531AC867M000DG Overview

LVPECL Output Clock Oscillator, 867MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AC867M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Is SamacsysN
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency867 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
[Automatic clock-in walking timing system based on face recognition] K210 MAIXBIT uses QR code recognition as user information
Debug TargetConsidering that the K210 has relatively few interactive interfaces, the user information entry method is considered to be a QR code. The ID name can be scanned once, and then the user is ...
alanlan86 DigiKey Technology Zone
Several types of Bluetooth antennas are summarized. Which one is more familiar with Bluetooth signals? Which type of Bluetooth is used for the same chip...
Several types of Bluetooth antennas are summarized. Which one is more familiar with Bluetooth signals? Which type of Bluetooth antenna will have greater transmission power and better receiving sensiti...
QWE4562009 Discrete Device
How to use LaunchPad LAUNCHXL-F28069M UART? Help
I can use other general GPIO ports (GPIO22 and GPIO23) configured for SCI communication and it works fine, but I cannot use the recommended GPIO ports (GPIO28 and GPIO29) to achieve the communication ...
FX521 Microcontroller MCU
f28335 program error
I want the gpio digital port to output with a timing period of 1s and change in steps, but the result is not like this. I don’t know why. Can someone who knows help me take a look?...
powered DSP and ARM Processors
Has anyone worked as a third-party TSP?
Regarding the wireless communication part of WINCE, wince provides a Celltsp component, and the TAPI function call is also effected through Celldll, but CellTsp is not open source, and only celltsp.dl...
zzz4444 Embedded System
Mid- to long-term planning for engineers with more than 3 years of work experience
Medium- and long-term planning --- spiral upward method to modify and improve the career path. 1. Self-preparation for medium- and long-term career development 1. Be prepared at any time in your menta...
FPGA小牛 Talking about work

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1900  2639  1542  658  2169  39  54  32  14  44 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号